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ABSTRACT 
 
Matched filter is one of the most critical block in radar applications. With 
different measured range and relative velocity of a target we will need different 
bandwidth of the matched filter to maximize the radar signal to noise ratio (SNR). 
Conventional matched filter designs incorporate surface acoustic wave (SAW) filters. 
However, it is not inherently tunable and will need multiple SAW filters with to change 
the bandwidth resulting in costly solutions. 
In this work, a novel method of implementing the matched filter with an analog 
FIR filter is proposed. The FIR filter provides a linear phase response which is suitable 
for radar applications. Analog FIR filters can be implemented in the discrete domain, 
requiring operational amplifiers, switches and capacitors. In this work, the FIR filter is 
implemented using a highly programmable operational transconductance amplifier with 
tunable transconductance gain. 
The operational amplifiers designed for the filter uses a fully differential source 
degeneration topology to increase the linearity; also capacitive degeneration was placed 
to compensate its high frequency response. An active continuous-time common mode 
feedback (CMFB) circuit is also presented. This circuit presents a much smaller load 
capacitance to the output of the amplifier, yielding a higher frequency response. 
To satisfy system specifications a 128-tap FIR system is implemented, which 
require over 128 amplifiers, 136 unity capacitors of 1pF each and 4760 switches. The 
functionality of the proposed architecture has been verified through schematic and 
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behavior model simulations. In the simulation, the robustness of the FIR filter to process 
and temperature variation is also verified. The circuits were designed in the TowerJazz 
180nm CMOS technology and fabricated on November 2013. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 iv 
 
To my parents and sister 
 
 v 
 
ACKNOWLEDGEMENTS 
 
I would like to thank my advisor Dr. Jose Silva-Martinez, for providing me an 
opportunity to purse my MS thesis under his guidance, his knowledge of analog circuit 
design has always fascinated me. His group meetings every week were one of the best 
way I learned analog circuit design. 
 I would also like to thank my committee members, Dr. Javier Jo, Dr. Jiang Hu 
and Dr. Sam Palermo, for their time and their valuable and important suggestions. 
Working with my teammates, John Mincey always stimulated my academic 
passion through discussions and cooperation. I would like to thank all the other 
professors and members of the Analog Mixed Signal Center (AMSC). Special thanks to 
Ella Gallagher, Tammy Carda and Jeanie Marshall for the support and advising provided 
all the administrative tasks. I would also like to thank all my friends in AMSC, in 
particular, Barry, Yanjie Sun, Congyin Shi, Jun Yan, Qiyuan Liu, Cheng-Ming Chien 
Mengde Wang and Han Chen for the happy times we shared 
Finally, thanks to my parents and my sister. Mere words cannot express my 
gratitude for the support, love and affection that they provide every single day. 
 
 
 
 
 
 vi 
 
TABLE OF CONTENTS 
       Page 
ABSTRACT .......................................................................................................................ii 
ACKNOWLEDGEMENTS ............................................................................................... v 
TABLE OF CONTENTS .................................................................................................. vi 
LIST OF FIGURES ........................................................................................................ viii 
LIST OF TABLES ......................................................................................................... xiii 
1. INTRODUCTION .......................................................................................................... 1 
1.1. Radar system ...................................................................................................... 2 
1.2 Matched filter ...................................................................................................... 4 
1.3 Analog FIR matched filters ................................................................................. 4 
1.4 Thesis organization ............................................................................................. 6 
2. FUNDAMENTALS OF ANALOG FIR FILTERS ....................................................... 8 
2.1 FIR filter specifications ....................................................................................... 8 
2.2 System level architecture..................................................................................... 9 
2.3 FIR filter characteristic ...................................................................................... 11 
2.4 FIR filter operation ............................................................................................ 11 
2.5 FIR filter macro model simulation .................................................................... 16 
2.6 Thermal noise issues ......................................................................................... 21 
3. OTA DESIGN ISSUES ................................................................................................ 24 
3.1 Output resistance of the OTA ............................................................................ 24 
3.2 Specification of the OTA .................................................................................. 26 
3.3 Gilbert cell based OTA ..................................................................................... 27 
3.3.1 Sensitivity .............................................................................................. 29 
3.3.2 Voltage headroom ................................................................................. 30 
3.3.3 Linearity ................................................................................................ 31 
3.4 Existing solutions for source degeneration and current mirror tuning .............. 31 
3.5 Tunable OTA ..................................................................................................... 34 
3.5.1 Concept explanation of tunable transconductance OTA ....................... 34 
3.5.2 N multiplication factor tuning scheme .................................................. 36 
3.5.3 Binary code tuning and biasing ............................................................. 40 
3.5.4 Simulation results for tunable current ................................................... 44 
3.5.5 MOSFET parasitic analysis ................................................................... 46 
 vii 
 
3.6 Operational transconductance amplifier design ................................................ 48 
3.6.1 Transconductance frequency response .................................................. 49 
3.6.2 Output resistance ................................................................................... 51 
3.6.3 Input/Output common mode voltage ..................................................... 53 
3.6.4 Frequency response, DC gain, Power consumption .............................. 55 
3.6.5 Noise analysis ........................................................................................ 57 
3.6.6 Linearity ................................................................................................ 64 
3.6.7 Design method and result ...................................................................... 66 
4. IMPROVED OTA FOR FIR FILTER APPLICATION .............................................. 69 
4.1 Improvements for the OTA ............................................................................... 69 
4.2 Bias circuit ......................................................................................................... 70 
4.3 Common mode feedback circuit ....................................................................... 71 
4.3.1 Simulation setup and results .................................................................. 75 
4.4 OTA characteristic ............................................................................................ 77 
4.4.1 Output resistance ................................................................................... 77 
4.4.2 Transconductance .................................................................................. 78 
4.4.3 Linearity ................................................................................................ 79 
4.4.4 Changing the polarity of the OTA ......................................................... 81 
4.4.5 Summary of the OTA ............................................................................ 82 
5. CURRENT INTEGRATION OF THE OTA ............................................................... 84 
5.1 Step response in time domain ............................................................................ 84 
5.2 128 tap FIR filter response in frequency domain .............................................. 87 
5.3 Conclusion and improvement ............................................................................ 90 
5.4 High frequency compensation ........................................................................... 91 
5.4.1 Compensation analysis and improvements ........................................... 92 
5.5 Simulation results for different bandwidths ...................................................... 97 
5.6 Non-ideality of the analog switch ................................................................... 100 
6. LAYOUT OF THE OTA ........................................................................................... 103 
7. SUMMARY AND CONCLUSIONS ......................................................................... 106 
REFERENCES ............................................................................................................... 107 
APPENDIX .................................................................................................................... 110 
Appendix A: Background for nonlinearity ............................................................ 110 
Appendix B: Analysis of the non-linearity of differential pair ............................. 114 
Appendix C: Analysis of noise on MOSFETS ...................................................... 116 
 viii 
 
LIST OF FIGURES 
                                                                                                                                       Page 
Figure 1 Block diagram illustrating a superhetrodyne pulse-Doppler radar receiver ........ 2 
Figure 2  Subsampling the filtered IF signal ...................................................................... 3 
Figure 3 FIR filter in canonical realization ........................................................................ 5 
Figure 4 IF filter architecture ............................................................................................. 9 
Figure 5 FIR filter architecture with four 32-tap blocks in cascade ................................. 12 
Figure 6 Conceptual block diagram of an 8-tap cell realization ...................................... 13 
Figure 7 Clock phases required for the 8-tap filter .......................................................... 13 
Figure 8 32-tap FIR filter implementation ....................................................................... 16 
Figure 9 Frequency response for 3.5 MHz BW ............................................................... 17 
Figure 10 Frequency response for 30 MHz BW .............................................................. 17 
Figure 11 Frequency response due to coefficient mismatch ............................................ 20 
Figure 12 Small signal model for noise computation ...................................................... 21 
Figure 13 Model for output resistance calculation ........................................................... 25 
Figure 14 Transient response with finite output resistance .............................................. 26 
Figure 15 Gilbert cell based OTA .................................................................................... 28 
Figure 16 Sensitivity plot of the Gilbert cell .................................................................... 30 
Figure 17 source degeneration and current mirror tuning ................................................ 32 
Figure 18 Concept of the tuning output current scheme .................................................. 34 
Figure 19 Resistance calculation when looking into the source ...................................... 35 
Figure 20 Small signal analysis ........................................................................................ 36 
 ix 
 
Figure 21 Tuning scheme with an N multiplication factor transistor............................... 37 
Figure 22 N multiplication factor transistor ..................................................................... 37 
Figure 23 Transconductance tuning with changing the multiplication factor of 𝑀𝑝_𝑁 .. 39 
Figure 24 Binary weighted tuning scheme ....................................................................... 40 
Figure 25 Biasing for the analog switches ....................................................................... 41 
Figure 26 A binary code of 5 for the switches to achieve different tuning ...................... 43 
Figure 27 Achievable tunability for the OTA .................................................................. 46 
Figure 28 Different parasitic capacitance at source and drain ......................................... 47 
Figure 29 Unsymmetrical parasitic on MOSFET ............................................................ 47 
Figure 30 Symmetric impedance for the switched resistor .............................................. 48 
Figure 31 Simplified OTA for analysis purpose .............................................................. 49 
Figure 32 Transconductance frequency response while changing the multiplication 
number of 𝑀𝑃_𝑁 ............................................................................................. 50 
 
Figure 33 Transconductance value while changing the multiplication factor of 𝑀𝑃_𝑁 .. 51 
Figure 34 Output impedance when changing the multiplier of the switch ...................... 52 
Figure 35 Simplified model for the FIR filter operation .................................................. 53 
Figure 36 Switch resistance with different common mode voltage ................................. 54 
Figure 37 Schematic for transconductance frequency response ...................................... 55 
Figure 38 Frequency response of the OTA ...................................................................... 56 
Figure 39 Noise analysis of the OTA ............................................................................... 57 
Figure 40 Adding source degeneration at current source for less noise ........................... 59 
Figure 41 Test bench for extracting γ .............................................................................. 61 
Figure 42 Input referred noise of a single transistor for extracting γ ............................... 61 
 x 
 
Figure 43 Input referred noise (zoned in thermal noise) of the OTA with different 
degeneration resistor values ............................................................................. 62 
 
Figure 44 Input referred noise (zoned in thermal noise) of the OTA with different 
multiplication factor ......................................................................................... 63 
 
Figure 45 Linearity simulation result ............................................................................... 64 
Figure 46 Schematic for the possible solution OTA ........................................................ 66 
Figure 47 Schematic of the OTA ..................................................................................... 69 
Figure 48 Bias circuit for the OTA .................................................................................. 70 
Figure 49 Common mode feedback concept for the OTA ............................................... 72 
Figure 50 Common mode feedback circuit for the OTA ................................................. 72 
Figure 51 Differential operation for the CMFB ............................................................... 73 
Figure 52 Common mode operation for the CMFB ......................................................... 74 
Figure 53 Test bench for CMFB ...................................................................................... 76 
Figure 54 Transient response for CMFB .......................................................................... 76 
Figure 55 Output impedance with varying multiplication factor of switched resistor ..... 78 
Figure 56 IIP3 simulation of the OTA ............................................................................. 80 
Figure 57 IIP3 simulation of the OTA with varying the tuning percentage of 𝑔𝑚 to 
𝑔𝑚𝑎𝑥 ............................................................................................................... 81 
 
Figure 58 Adding sign NMOS for switching polarity ...................................................... 82 
Figure 59 Test bench for the step response for the OTA ................................................. 85 
Figure 60 Output step response in time domain ............................................................... 86 
Figure 61 Voltage being integrated by the capacitor ....................................................... 87 
Figure 62 FIR filter response for 3.5MHZ bandwidth ..................................................... 88 
Figure 63 FIR filter response for 15MHZ bandwidth ...................................................... 89 
 xi 
 
Figure 64 FIR filter response for 30MHZ bandwidth ...................................................... 89 
Figure 65 Complete schematic for the OTA with high frequency compensation ............ 91 
Figure 66 Theoretical frequency response with high frequency compensation ............... 93 
Figure 67 Simulated frequency response with high frequency compensation ................. 93 
Figure 68 Current integration comparison in time domain .............................................. 94 
Figure 69 3.5MHZ bandwidth with different process corners ......................................... 97 
Figure 70 15MHZ bandwidth with different process corners .......................................... 98 
Figure 71 30MHZ bandwidth with different process corners .......................................... 98 
Figure 72 Time domain response of the FIR filter with different bandwidths................. 99 
Figure 73 Conceptual view for the non-ideality of the switches .................................... 100 
Figure 74 Proper layout technique for the switch design ............................................... 101 
Figure 75 FIR filter response degradation due to charge sharing effect ........................ 101 
Figure 76 Layout of the 32-tap FIR filter ....................................................................... 103 
Figure 77 Layout for the metal layers ............................................................................ 104 
Figure 78 Layout of the entire chip ................................................................................ 105 
Figure 79 Non-linearity transfer function ...................................................................... 110 
Figure 80 Impurity signal tones for two adjacent frequency.......................................... 112 
Figure 81 Amplitude IM3 versus input signal ................................................................ 113 
Figure 82 Simple differential pair .................................................................................. 114 
Figure 83 White noise .................................................................................................... 116 
Figure 84 Noise density .................................................................................................. 117 
Figure 85 Noise model for resistor ................................................................................. 118 
 xii 
 
Figure 86 Noise model for MOSFET ............................................................................. 119 
Figure 87 Flicker noise model for MOSFET ................................................................. 119 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
 xiii 
 
LIST OF TABLES 
                                                                                                                                       Page 
Table 1 Coefficients values for each Gm cell and bandwidth selection .......................... 18 
Table 2 Transconductance values in uA/V for each Gm cell and bandwidth selection ... 19 
Table 3 Specification for the OTA ................................................................................... 26 
Table 4  Digital codes and sizes for the corresponding switches ..................................... 43 
Table 5 Digital code for the corresponding output current .............................................. 44 
Table 6 Comparison of ideal Gm needed and the implemented Gm ............................... 45 
Table 7 Transistor sizes for the OTA ............................................................................... 67 
Table 8 Calculated and simulation result comparison...................................................... 67 
Table 9 Transistor size for the CMFB circuit .................................................................. 75 
Table 10 Calculated and simulation result comparison ................................................... 83 
Table 11 Transistor size for the final OTA ...................................................................... 92 
Table 12 Transconductance tuning implemented for the OTA ........................................ 95 
 
 1 
 
1. INTRODUCTION 
 
Nowadays wireless communication systems demand wireless receiver solutions 
that accommodate various standards. The advantages of digital signal processing 
coupled with improvements in the processing technology, encourage RF systems to be 
designed with more emphasis on digital processing. This is further catalyzed by the 
tremendous growth of semiconductor processing technology which keeps pushing the 
technology node down to few tens of nanometers, thereby decreasing the total area of 
integrated circuits and the power consumption.  
Signal processing is usually performed in the digital domain due to 
programmability. For many purposes, one can more easily design, modify, and depend 
on filters using a digital signal processing (DSP) because the filter function on the DSP 
is software-based, flexible, and repeatable. Also, digital signal processing provide a 
more stable and tolerant output than analog domain [1]. 
 However, analog implementations of signal processing functions are required 
owing to that many real world systems are analog in nature. Also, with proper analog 
signal processing before analog-to-digital converter (ADC) the performance 
requirements on ADC can be relaxed which is important for our application. 
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1.1. Radar system  
Pulse-Doppler radars detect the transit time and Doppler shift of a reflected RF 
pulse in order to measure the range and relative velocity of a target. Typical pulsed radar 
designs use a superheterodyne architecture to provide frequency selectivity at an 
intermediate frequency (IF) before down conversion to baseband. An example receiver 
block diagram is shown in Figure 1 for a pulse-Doppler radar applications. Details on 
this application, including the sampling process are provided in [2] [3].    
   
 
“Matched filter”
1 bit
ADC
I
Q DSP
 
  
Figure 1 Block diagram illustrating a superhetrodyne pulse-Doppler radar receiver 
 
 
The pulsed RF signal is transmitted from the antenna to the target from which it 
receives a Doppler shift 𝑓𝐷, the return signal at 𝑓𝑃𝐿𝐿 − 𝑓𝐼𝐹 + 𝑓𝑑 is bandpass filtered , 
gated through a receiver protection switch and downconverted by an image-reject mixer 
to 𝑓𝐼𝐹 + 𝑓𝑑. This IF signal is bandpass filtered through a radar matched filter and 
sampled once per pulse by a 1-bit analog-to-digital converter (ADC) clocked at the 
minimum possible rate 𝑓𝑆 = 𝑓𝑃𝑅𝐹. The sampled signal passes finally to a digital signal 
processor (DSP) for analysis. 
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Consider the matched filter included in the block diagram from Figure 1. With 
different measured range and relative velocity of a target we will get different RF pulse 
width τ, the bandwidth of this filter must be equal to 1 τ⁄  to maximize the SNR [2], 
Figure 2 illustrates this.  
 
 
 
Figure 2  Subsampling the filtered IF signal 
 
 
 
When the pulse width is very small (narrow-band pulses) most of the original 
signal energy is spread in broadband. To recover the signal we need to collect 
information well beyond signal bandwidth; for that reason we will need to use 
broadband filters. 
To complicate this tradeoff, most pulsed radar systems have the capability to 
vary pulse parameters such as pulse repetition frequency (PRF) and duty cycle as the 
distance to the target changes.  Although there are existing solutions implementing the 
matched filters with surface acoustic wave (SAW) filters, it also has several drawbacks 
of high insertion loss, not inherently tunable and high cost [4] [5]. We will need to 
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switch between multiple SAW filters to optimize bandwidth for a given receiver pulse 
width and doing so increases receiver size and complexity while only allowing for 
coarse tuning of the matched filter response.  
 
1.2 Matched filter 
A matched filter is a linear filter designed to detect the presence of a waveform 
or pulse buried in additive noise 𝑣(𝑡) = 𝐴𝑥(𝑡 − 𝑡0) + 𝑛(𝑡) where 𝐴 and 𝑡0 are unknown 
constants, and 𝑛(𝑡) is noise. The output of a matched filter will typically exhibit a sharp 
peak in response to the presence of the pulse at its input. From this peak we may 
determine the time location 𝑡0, and amplitude 𝐴 of the pulse within the received 
waveform. The SNR of the received pulse is defined as the ratio of the peak signal 
power to the average noise power 𝑆𝑁𝑅 =
𝑝𝑒𝑎𝑘 𝑠𝑖𝑔𝑛𝑎𝑙 𝑝𝑜𝑤𝑒𝑟
𝑎𝑣𝑒𝑟𝑎𝑔𝑒 𝑛𝑜𝑖𝑠𝑒 𝑝𝑜𝑤𝑒𝑟
=
max {|𝐴𝑥(𝑡−𝑡0)|
2}
|𝑛(𝑡)2|
  [6] [7].  
Matched filters are commonly used in radar applications. Radars transmit 
electromagnetic pulses which reflect off distance objects, the echoes are captured by a 
receiving antenna which may be very weak signals buried in additive noise, the noise 
can be picked up by the antenna and also created by the antenna itself and surrounding 
noise. Matched filters are used to process the received signal, and hence optimize the 
chance of deflecting a target.  
 
1.3 Analog FIR matched filters 
For wireless communication receivers, more and more signal processing 
functions are being shifted from analog to digital domain since digital signal processing 
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(DSP) is more cheap, flexible and integratable. However, the lack of proper analog 
signal processing before analog-to-digital converter (ADC) imposes stringent 
performance requirements on ADC. Therefore, at least low-cost analog signal processing 
is necessary to reduce ADC performance requirements [8][11]. 
In signal processing, a finite impulse response (FIR) filter is a filter whose 
impulse response (or response to any finite length input) is of finite duration. As shown 
in Figure 3, the output is a weighted sum of the current and a finite number of previous 
values of the input, the operation is described by the following equation, which defines 
the output sequence y[n] in terms of its input sequence x[n]: 𝑦[𝑛] = 𝑏0𝑥[𝑛] +
𝑏1𝑥[𝑛 − 1] + ⋯ + 𝑏𝑁𝑥[𝑛 − 𝑁] = ∑ 𝑏𝑖𝑥[𝑛 − 𝑖]
𝑁
𝑖=0 , where 𝑏𝑖 are the filter coefficients, N 
is the filter order with N+1 terms in the equation (Nth order / N+1-tap filter).  
 
 
 
Figure 3 FIR filter in canonical realization 
 
 
 
The main goal of the matched filter is to measure the range and relative velocity 
of a target, we want to keep the constant group delay of the filter small in order to 
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minimize the error of the detected range and velocity. A FIR filter has a number of 
properties that makes it attractable in modern design, requires no feedback, is inherently 
stable and the most important for radar applications is it can easily be designed to be 
linear phase/constant group delay by making the coefficient sequence symmetric [9]-
[11]. 
 
1.4 Thesis organization 
The main objective of this thesis is to design a single solution for the matched 
filter where we can change the needed bandwidth according to different detected target's 
range and velocity. Couple solutions of the tunable OTA was reviewed and proposed, 
after some analysis we chose one that was suitable, and implemented it on chip to meet 
the required specification for the system. The main challenge in designing the filter for 
this application is to design a reliable FIR filter in spite of different temperatures or 
process variation while having an effective tuning scheme to change the bandwidths 
accordingly. 
Section 2 introduces FIR analog filters. The Section begins with some basic 
metrics such as properties, specification and operation. Macro model simulation was 
constructed in Matlab and Cadence to test the feasibility of the architecture. The Section 
concludes with a discussion on the needed coefficients for each bandwidth of the filter, 
an analysis for the system noise was also looked into. 
Section 3 discusses some possible OTA candidates. The main parameters 
associated with the OTA such as output resistance, input output range, linearity and 
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noise etc.. are discussed along with the tradeoff in each parameter. For example, it is 
hard to design a low noise and high linearity OTA. There has not been many techniques 
discussed recently for the tunable FIR filter and we provide a possible solution to be 
used in radar applications. However, the proposed solution have some issues and the 
circuit will be adjusted in the next section. 
Section 4 discusses some of the OTA issues mentioned in section 3 and came up 
with some circuit techniques to overcome the problem. The main parameters of the new 
OTA is once again analyzed and shows a large improvement for the application. 
Section 5 shows the simulation result of the OTA step response. Some discussion    
were made to relate the step response and the FIR filter frequency response, we further 
improved the circuit while analyzing it's time domain response and also made a 
discussion for the design of the analog switches. Transistor level simulation were done 
in CADENCE to demonstrate the feasibility of the proposed solution.  
Section 6 shows the layout of the work with a discussion on the complex clock 
routing, conclusions are made and the scope for future work in the thesis was discussed. 
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 2. FUNDAMENTALS OF ANALOG FIR FILTERS 
 
This section deals with some basic metrics such as specification, properties and 
operation along with some macro model simulation to test the feasibility due to process 
variation. A table for the needed coefficients for the filter is listed for each bandwidth 
and an analysis for the system noise was also discussed at the end. 
 
2.1 FIR filter specifications 
For this prototype, the main performance requirements of the filter that will be 
designed are: 
1. IF Center Frequency – 40 MHz  
2. Tunable IF bandwidth – {1, 2, 4, 6, 8, 12, 15, 20, 25, 30} MHz 
3. 40-dB Rejection BW – No greater than 20 MHz more than the 3-dB BW 
4. Out-of-Band Rejection – 45 dB minimum outside the 40-dB BW, over the 10 kHz to 1 
GHz range 
5. Group delay – Variation of no more than ±10 ns over all bias, temperature, and 
bandwidth settings 
6. Chip Area – 2mm x 3mm 
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2.2 System level architecture 
Figure 4 shows the filter architecture chosen to meet the all of the bandwidth 
selections for the application [2]. An FIR filter approach has been chosen in order to 
meet the requirements of the constant group delay (linear phase response). As will be 
discussed later in the section, as long the total number of taps in the filter, as well as the 
sample rate, stay constant, the ideal group delay will remain a constant across all 
bandwidth selections.  For the 150 MHz UWB mode, the 100 MHz notch filter and 
discrete time FIR filter will be bypassed and only the first stage filter will be used. 
 
 
CT AAF 1 CT AAF 2
75/150 MHz 
adjustable 
bandpass filter
100 MHz 
notch filter
150 MHz Sample-
and-Hold
FIR BPF
Tunable bandwidth, 
constant group 
delay FIR filter  
Figure 4 IF filter architecture 
 
 
The overall architecture in Figure 5 is a discrete time analog FIR filter. Since we 
will have to convert the signal from continuous time to discrete time a sample and hold 
(S/H) circuit is placed before the FIR filter, with S/H circuit the input signal will have to 
be band limited otherwise alias issues will occur [9]. For a 150MHZ S/H we will need an 
ideal 75MHz bandpass filter to limit the bandwidth of the incoming signals to 
𝑓𝑠
2⁄  to 
prevent aliasing, where 𝑓𝑠 is the sampling frequency of the S/H.  
The first block in Figure 5 is a 6th order OTA-C continuous-time anti-aliasing 
filter (CTAAF) with a bandwidth of 75MHz, it provides an attenuation of  50dB at 
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450MHz which is larger than the specification of 45dB attenuation for the out of band 
signals. However, the 40dB rejection bandwidth is around 240MHz and is too large for 
the specification (40-dB Rejection BW is no greater than 20 MHz more than the 3-dB 
BW). We can solve this issue by using a higher order filter but it is not desirable since 
the order will be too large resulting in a large area and high power solution. Instead, we 
cascade another 100MHz notch filter after CTAFF1 so the 40-dB rejection BW is less 
than 15MHz of the 3-dB BW. The first two blocks in cascade works as a continuous 
time anti-aliasing to meet the 40-dB rejection bandwidth and out of band rejection. 
It was found that the higher the sampling rate of the filter (𝑓𝑠 of the S/H), the 
more difficult it is to obtain a small bandwidth in the bandpass filter without 
exponentially increasing the number of taps and therefore chip area and complexity. A 
sampling frequency of 150 MHz was chosen to implement the bandpass filter since it 
enables the designers to meet the smaller bandwidth requirements of the filter with a 
reasonable number of taps (32) in the FIR filter allowing the filter to meet the silicon 
area requirements. 
One of the most important specification for the filter used in radar application is 
the group delay, for a variation of no more than ±10 ns over all bias, temperature, and 
bandwidth settings FIR filter is a good candidate. The CTAFF group delay is around 
4.5ns which leaves some margin for the FIR filter. 
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2.3 FIR filter characteristic 
Following the sample-and-hold is the tunable FIR bandpass filter. FIR filters are 
discrete time in nature, thus the need for a sample-and-hold circuit at its input. An FIR 
filter was chosen because it can provide a linear phase response and therefore constant 
group delay across all frequencies. To achieve linear phase response in the FIR filter the 
coefficients need to be symmetric - 𝑎0 = 𝑎𝑁 , 𝑎1 = 𝑎𝑁−1, 𝑎2 = 𝑎𝑁−2…etc. [13]. The 
group delay can be defined as 𝑡𝑔𝑟𝑝 =
𝑁𝑡𝑎𝑝𝑠
2×𝑓𝑠
 [14], where 𝑡𝑔𝑟𝑝 is the group delay, 𝑁𝑡𝑎𝑝𝑠 is 
the number of taps for the FIR filter and 𝑓𝑠 is the sampling frequency.                                                                                                           
From this equation, as long as the sampling rate and number of taps remains 
constant, so will the group delay; however, by varying the gain of various stages in the 
filter, the shape of the magnitude response can be varied allowing a tunable bandwidth 
with constant group delay. 
 
2.4 FIR filter operation 
From [13] [14], the FIR filter we need to design for a fast roll off is a tap filter of 
128 taps. There are several ways to implement this, a single 128-tap filter, 16 stages of 
8-tap filter in cascade or 4 stages of 32-tap filter in cascade. We chose to implement a 
four 32-tap filter in cascade as shown in Figure 5, and the reasoning will be addressed in 
the end of the section. 
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Figure 5 FIR filter architecture with four 32-tap blocks in cascade 
 
 
 
To describe how the architecture of the analog FIR filter works, we will show an 
8-tap realization to simplify the analysis, however the same concept applies to different 
taps of numbers. An 8-tap FIR filter equation can be expressed as 
𝑦[𝑛] = 𝑎1𝑥[𝑛 − 1] + 𝑎2𝑥[𝑛 − 2] + ⋯ + 𝑎8𝑥[𝑛 − 8] = ∑ 𝑎𝑖𝑥[𝑛 − 𝑖]
8
𝑖=1                    (2.1)  
taking the Z transform of the equation we end up with  
𝑌[𝑍] = 𝑎1𝑋[𝑍]𝑍
−1 + 𝑎2𝑋[𝑍]𝑍
−2 + ⋯ + 𝑎8𝑋[𝑍]𝑍
−8 = 𝑋[𝑍] ∑ 𝑎𝑖𝑍
−𝑖8
𝑖=1                   (2.2) 
Figure 6 shows the implementation of an 8-tap FIR filter with Figure 7 showing the 
required clock phases needed to implement the proper operation of the filter.  The S/H is 
running at a clock frequency of CLK=150 MHz with 50% duty cycle, each period of the 
clock determines the individual clock phase ∅𝑖. The clock phase ∅𝑖 runs at a frequency 
of 15MHz with a 10% duty cycle. As shown in Figure 7, the period of the clock phase ∅𝑖 
being high is 6.5ns so the clocks can be non-over lapping with a 160ps margin. 
To describe the operation we look at Figure 6. The first capacitor stores the first 
8 clock cycles of the current injected from 𝐺𝑚𝑖(𝑂𝑇𝐴) and measured in phase 10 from 
32-Tap
 FIR
32-Tap
 FIR
32-Tap
 FIR
32-Tap
 FIR
Vin V04V03V01 V02
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the multiplexer (MUX), the equation for the capacitor can be expressed as 
𝑖𝑜1(𝜑10) = ∑ (𝑔𝑚𝑖𝑣𝑖𝑛(𝜑𝑖))
8
𝑖=1                                                                                      (2.3)      
                                                            
 
 
Figure 6 Conceptual block diagram of an 8-tap cell realization 
 
 
 
 
Figure 7 Clock phases required for the 8-tap filter 
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This current is integrated in a capacitor, since the signal is coming from a S/H, it 
remains constant during each clock phase, leading to the following expression for the 
capacitor output voltage 
𝑣𝑜1,10(𝜑10) = {
1
𝐶
} ∫ (𝑔𝑚𝑖𝑣𝑖𝑛(𝜑𝑖))𝑑𝑡
8
𝜑𝑖=1
= {
𝑇𝑐𝑘
𝐶
} ∑ (𝑔𝑚𝑖𝑣𝑖𝑛(𝜑𝑖))                             (2.4)
8
𝑖=1
  
Employing the Z-transform of the discrete equation, leads to the following result 
𝑉01(𝑍)|𝜑10 = {
𝑇𝑐𝑘
𝐶
} {∑ 𝑔𝑚𝑖𝑍
−𝑖8
𝑖=1 }𝑉𝑖𝑛(𝑍) = {
𝑇𝑐𝑘
𝐶
𝑔𝑚1𝑉𝑖𝑛(𝑍)} {∑ 𝑎𝑖𝑍
−𝑖8
𝑖=1 }                 (2.5) 
Where 𝑎1 = 1 and 𝑎2 = 𝑔𝑚2−8/𝑔𝑚1. The coefficients 𝑎𝑖 = 𝑔𝑚𝑖/𝑔𝑚1 are independently 
adjusted by selecting the ratio of transconductances, which could be over 98% accurate. 
Although the first term in equation (2.5) is PVT sensitive, it affects only the filter gain, 
but the filter shape and group delay are insensitive to these variations. Notice that to 
complete the operation described in Figure 7, it is required to have 10 clock cycles; 8 
clock cycles to accumulate the current components (one per clock cycle) plus an extra 
phase for reading and one for resetting.  
Evidently, equation (2.5) resembles the typical equation of FIR architectures 
(2.2), with the tap coefficients being implemented using weighted transconductors. To 
map the equation (2.5) to (2.2) we selected C=1p, 𝑇𝑐𝑘 = 150𝑀𝐻𝑧 so 𝑔𝑚 can be within a 
range of tens to hundreds of uA. The coefficients and the transconductors values will be 
shown in tables in the next section. 
By having a very high order filter, much faster roll-off in the stop band can be 
obtained as well as narrower bandwidths; however, implementing a single large number 
of taps (144) can be very difficult with the exponentially increasing number of switches, 
metal routing would be complex and parasitic loading would also be an issue. For 16 
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stages of 8 taps in cascade, it was found in Matlab that the sensitivity to PVT variations 
of each TAP coefficient increases with the number of cascade stages, and the transfer 
function is not reliable. For this design, four 32-tap filters were cascaded to provide the 
desired frequency response while maintaining a reasonable number of switches.  
While Figure 6 shows the basic idea of how to implement an 8-tap analog FIR 
filter is illustrated, Figure 8 shows how the filter for this design (32-tap) is implemented. 
Instead of 8 transconductors there will be 32 with 34 non-overlapping clock phases used 
to control the switches.  For this design, all four FIR filters from Figure 6 will be 
identical. This requires the design of 16 total transconductors due to the desired transfer 
function being symmetric – 𝐺𝑚1 = 𝐺𝑚32, 𝐺𝑚2 = 𝐺𝑚31,𝐺𝑚3 = 𝐺𝑚30…etc. Each stage 
will use the same number of clock phases, so an 128 order filter is implemented with 
only 34 clock phases instead of the 130 that would be required if the FIR filter was 
designed as a single stage.  
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Figure 8 32-tap FIR filter implementation 
 
 
2.5 FIR filter macro model simulation 
Filter transfer functions were designed in MATLAB to meet the required 
bandwidth specifications. Figure 9 and Figure 10 are two of the transfer functions that 
were designed. Both transfer functions are implemented using the same clocks, only the 
filter coefficients are changed. Table 1 shows the coefficients needed and Table 2 shows 
the transconductances values that needed to be designed for the tunable transconductors 
in order to achieve the required bandwidth selections. Note that the smallest bandwidth 
column is listed as 3.5 MHz and not 1 MHz as required in the specifications. 3.5 MHz 
was the smallest -3 dB bandwidth that could be achieved with a 150 MHz clock. In order 
to decrease the bandwidth further, the number of taps in the filter must be greatly 
increased which will result in a large area and power increase which is not practical 
since the extra parasitic would be detrimental to the performance – or the clock rate 
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could be decreased which makes it more difficult to filter out the out-of-band interferers 
which become in-band signals due to aliasing.   
 
 
 
Figure 9 Frequency response for 3.5 MHz BW 
 
 
 
 
Figure 10 Frequency response for 30 MHz BW                      
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Table 1 Coefficients values for each Gm cell and bandwidth selection 
Gm 3.5 4 6 8 10 12 15 20 25 30 
1 0.64 0.644 0.623 0.56 0.68 0.599 0.62 0.642 0.61 0.587 
2 -0.097 -0.226 -0.093 -0.130 0.5893 -0.044 -0.101 0.0755 -0.092 0.0544 
3 -1.242 -4.861 -1.127 -1.96 16.818 0.2385 -1.040 3.123 -0.527 2.272 
4 0.5333 2.929 0.379 0.896 -10.33 -0.484 0.168 -1.808 -0.244 -1.005 
5 2.082 14.911 0.854 3.210 -47.14 -3.205 -0.834 -6.072 -2.571 -0.991 
6 -1.474 -13.03 0.000 -1.68 32.572 2.832 1.669 1.4954 2.101 -2.235 
7 -3.005 -31.48 1.1506 -1.474 51.476 5.776 5.003 -5.332 2.413 -8.575 
8 3.060 36.934 -3.278 -1.250 -22.93 -4.422 -5.466 13.576 1.427 6.4806 
9 3.673 49.906 -6.196 -5.506 23.46 -1.724 -4.971 21.208 6.649 -2.080 
10 5.203 77.938 12.042 14.130 -12.27 -4.956 1.6580 -24.87 -12.78 19.110 
11 -3.677 -59.63 10.740 14.597 -15.70 -9.903 -4.565 -3.761 -6.490 17.851 
12 7.5037 129.50 26.038 38.733 46.455 34.220 23.494 38.542 -3.527 -16.98 
13 2.7640 50.048 -10.88 -17.17 21.952 17.522 14.027 -34.78 -10.65 11.664 
14 9.3031 174.13 39.897 46.685 86.876 72.590 62.861 18.317 69.651 117.53 
15 -1.029 -19.68 4.650 7.784 -105.6 -9.039 -8.146 25.57 10.590 -20.33 
16 9.984 191.96 45.789 77.09 105.3 90.908 82.929 26.62 112.97 224.55 
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Table 2 Transconductance values in uA/V for each Gm cell and bandwidth selection 
Gm 3.5 4 6 8 10 12 15 20 25 30 
1 1.380 0.091 0.484 0.300 0.030 0.339 0.442 0.170 0.442 0.248 
2 -0.210 -0.032 -0.073 -0.070 0.026 -0.025 -0.072 0.020 -0.067 0.023 
3 -2.680 -0.687 -0.876 -1.050 0.742 0.135 -0.742 0.827 -0.382 0.960 
4 1.150 0.414 0.295 0.480 -0.456 -0.274 0.120 -0.479 -0.177 -0.425 
5 4.490 2.107 0.663 1.720 -2.080 -1.814 -0.595 -1.608 -1.863 -0.419 
6 -3.180 -1.837 0.000 -0.900 1.437 1.603 1.190 0.396 1.523 -0.993 
7 -6.480 -4.449 1.170 -0.790 2.271 3.269 3.567 -1.412 1.749 -3.623 
8 6.600 5.219 -2.548 -0.670 -1.012 -2.503 -3.897 3.595 1.034 2.738 
9 7.920 7.052 -4.814 -2.950 1.035 -0.976 -3.544 5.616 4.818 -0.879 
10 11.220 11.013 9.356 7.570 -5.417 -2.805 1.182 -6.586 -9.266 8.074 
11 -7.930 -8.426 8.344 7.820 -6.928 -5.605 -3.255 -0.996 -4.703 7.542 
12 16.180 18.299 20.229 20.750 20.495 19.367 16.749 10.206 -2.556 -7.176 
13 5.960 7.072 -8.453 -9.200 9.685 9.917 10.000 -9.210 -7.720 4.928 
14 20.060 24.606 30.996 25.010 38.328 41.082 44.814 48.505 50.469 49.657 
15 -2.220 -2.782 3.613 4.170 -4.659 -5.116 -5.808 6.772 7.674 -8.592 
16 21.530 27.125 35.569 41.300 46.498 51.449 59.121 70.491 81.860 94.870 
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In real implementation the FIR filter coefficients will have mismatches due to 
process or temperature variation that deviates with its ideal value, however the system 
architecture is reliable to coefficient mismatch less than 10% from the Matlab 
simulations.  
 
 
 
Figure 11 Frequency response due to coefficient mismatch 
 
 
As shown in Figure 11, the left side shows the whole filter response centered at 
40M HZ. The blue lines are the ideal coefficients from the previous table and the other 
lines are a random mismatch of 10% errors on the coefficients. There is a little 
difference in the transfer function and we will zoom into the pass band as shown in the 
right side figure. With several iterations, the coefficients error within 10% does not make 
much difference in the pass band (largest around 0.5dB to 1dB difference), this 
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architecture is quite robust for process or temperature variation that can cause mismatch 
for the coefficients. 
 
2.6 Thermal noise issues 
For the sake of noise analysis, let us consider the simplify version of the FIR 
filter as depicted in Figure 12. The output voltage can be expressed as  
𝑣0(𝑍) = 𝑅𝐿𝑣𝑖𝑛(𝑍) ∑ 𝑔𝑚𝑘𝑍
−𝑘𝑁
𝑘=0 = 𝑅𝐿𝑔𝑚0𝑣𝑖𝑛(𝑍) ∑
𝑔𝑚𝑘
𝑔𝑚0
𝑍−𝑘𝑁𝑘=0  =
𝑅𝐿𝑔𝑚0𝑣𝑖𝑛(𝑍) ∑ 𝐶𝑘𝑍
−𝑘𝑁
𝑘=0                                                                                             (2.6) 
Where 𝐶𝑘 are the FIR filter’s coefficients and 𝑔𝑚0 is the transconductance of the first 
transconductor. For a unity passband gain filter, it is expected that all current 
components will have an overall effect such that  
                                      𝑅𝐿𝑔𝑚0 ∑ 𝐶𝑘𝑍
−𝑘𝑁
𝑘=0 = 1                                              (2.7) 
 
 
 
Figure 12 Small signal model for noise computation 
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Assuming that the noise contribution of the 𝑍−𝑖 delay element and the transconductance 
element are measured at the output, then it follows from Figure 12 that  
𝑖𝑛𝑇
2 = 4𝑘𝑇𝛾𝑔𝑚0 ∑ |𝐶𝑘|
𝑁
𝑘=0                                                                                  (2.8) 
Where  stands for the noise contributions of the additional transistors used for the 
realization of the transconductance and delay cells; its value is usually in the range of 
1.5-3. The signal to noise ratio can be obtained  
𝑆𝑁𝑅 =
{𝑔𝑚0𝑣𝑖𝑛−𝑅𝑀𝑆 ∑ 𝐶𝑘𝑍
−𝑘𝑁
𝑘=0 }
2
∫ 4𝑘𝑇𝛾𝑔𝑚0 ∑ |𝐶𝑘|𝑑𝑓
𝑁
𝑘=0𝐵𝑊
= {
{∑ 𝐶𝑘𝑍
−𝑘𝑁
𝑘=0 }
2
∑ |𝐶𝑘|
𝑁
𝑘=0
} {
𝑣𝑖𝑛−𝑅𝑀𝑆
2
4𝑘𝑇𝛾
𝑔𝑚0
 𝐵𝑊
} = {
{∑ 𝐶𝑘𝑍
−𝑘𝑁
𝑘=0 }
2
∑ |𝐶𝑘|
𝑁
𝑘=0
} {𝑆𝑁𝑅𝑔𝑚0} 
(2.9) 
The first factor in this expression is a result of the noise contribution due to all 
FIR coefficients normalized to the noise generated by the first 𝑔𝑚 cell the last term is the 
SNR of the first transconductor; evidently 𝑔𝑚0 must be set according to noise level 
considerations. Evidently, the SNR of the basic transconductance cell must be designed 
to satisfy our basic filter requirements.  
For a classic continuous-time system, the integrated noise of a gm cell is 
determined by the value of the transconductance as well as the system bandwidth. The 
input referred noise density of the first transconductor can be computed as 
𝑣𝑛0
2 =
4𝑘𝑇𝛾
𝑔𝑚0
= (80𝑥10−20) (
20 𝛾
𝑔𝑚0(𝑚𝐴/𝑉)
)                                                                 (2.10) 
Where 80x10-20 (V2/Hz) corresponds to the noise density level of a 50 ohm resistor. 
Therefore, the noise figure of the first 𝑔𝑚 cell becomes 
𝑁𝐹 = 10𝑥𝑙𝑜𝑔10 (
20 𝛾
𝑔𝑚0(𝑚𝐴/𝑉)
)                                                                                    (2.11) 
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For γ = 1 and 𝑔𝑚0 = 0.1𝑚𝐴/𝑉, NF corresponds to approximately 23dB. 
Therefore, in a first approximation, NF around 25dB should be expected for the entire 
FIR solution. Evidently thermal noise effects can be reduced at the expense of higher 
transconductance which results in more power consumption and a bulkier solution.  
However, there is the switching effect that may increase noise level. Switching 
transients in digital MOS circuits can perturb analog circuits integrated on the same die 
by means of coupling through the substrate [15][16][17]. Various approaches to 
reducing substrate crosstalk are the use of physical separation of analog and digital 
circuits, guard rings, and a low-inductance substrate bias. In mixed-signal systems, fast 
switching transients produced in the digital circuits can couple into sensitive analog 
components, thereby limiting the analog precision that can be achieved. As a result of 
the demands for higher clock rates and greater analog precision that accompany progress 
in the underlying semiconductor technology, switching noise is an increasingly serious 
concern in the design of mixed-signal integrated circuits. Typical switching effect can 
increase noise level by 2-3dB.  
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3. OTA DESIGN ISSUES 
 
In this section we discuss some possible OTA solutions. The main parameters 
associated with the OTA such as output resistance, input output range, linearity and 
noise are discussed along with the tradeoff for each parameter. For example, it is hard to 
design a low noise and high linearity OTA. There has not been many techniques 
discussed for the tunable FIR filter and we provide a possible solution to be used in radar 
applications. However, the proposed solution have some issues and the circuit will be 
adjusted in section 4. 
 
3.1 Output resistance of the OTA 
The main purpose of the OTA is to pump current into the fixed capacitor with the 
ability to tune the needed current to get the corresponding transconductance values for 
the FIR filter. Figure 13 illustrates the operation of the OTA. 
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Figure 13 Model for output resistance calculation 
 
Assuming 𝑀𝑁 has negligible resistance when on, and assuming zero initial conditions in 
the capacitor. For an infinite 𝑅𝑜,  
𝑉𝑜𝑢𝑡(𝑡) =
𝑔𝑚
𝐶𝐿
𝑡                                                                                                               (3.1) 
If the output impedance is not large enough there will be current loss and the output 
voltage becomes  
𝑉𝑜𝑢𝑡(𝑠) = 𝑔𝑚
𝑅𝑜
1+𝑠𝑅𝑜𝐶𝐿
𝑉𝑖𝑛(𝑠)                                                                                         (3.2) 
For an input voltage step 𝑉𝑖𝑛(𝑠) =  
1
𝑠
 , then 
𝑉𝑜𝑢𝑡(𝑠) = 𝑔𝑚
𝑅𝑜
𝑠(1+𝑠𝑅𝑜𝐶𝐿)
= 𝑔𝑚𝑅𝑜(
1
𝑠
−
1
𝑠+
1
𝑅𝑜𝐶𝐿
) ,                                                           (3.3)                  
taking the inverse Fourier transform we get 
𝑉𝑜𝑢𝑡(𝑡) = 𝑔𝑚𝑅𝑜(1 − 𝑒
−𝑡 𝑅𝑜𝐶𝐿⁄ )                                                                                    (3.4) 
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For a 1% charging error in a 6.5ns time frame between equation 3.1 and 3.4, the time 
constant 𝑅𝑜𝐶𝐿 needs to be larger than 650ns. With 𝐶𝐿 = 1p, 𝑅𝑜 needs to be larger than 
650k Ohms. Figure 14 illustrates this effect. 
 
Figure 14 Transient response with finite output resistance 
 
 
 
3.2 Specification of the OTA  
The specification of the OTA is as shown in Table 3. 
 
 
Table 3 Specification for the OTA  
Specification Value 
VDD 1.8 V 
Overall current consumption <3 mA 
IIP3 >15 dBm  
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Table 3 Continued 
Specification Value 
Noise density (NF<25db)  < 12.8 nV/HZ1/2  
Output resistance >650k Ohms 
Overall Gm 100uA/V 
 
 
The power was chosen to be less than 6mW per stage, hence we chosen the 
current consumption to be less than 6 ÷ 1.8 ≈ 3𝑚𝐴 per OTA. IIP3 was chosen to be 
larger than 15dBm according to the system implemented in [4], since the matched filter 
is in a relatively latter stage the linearity is important. The noise density was calculated 
in a first order approximation in equation (2.11) where only the input transconductor is 
calculated, which might be larger in real implementation. 
 
3.3 Gilbert cell based OTA 
Gilbert cell is usually known for its mixing properties, however it is not needed 
for our application. However, it is able to change the transconductance with varying an 
input voltage signal and we may find it applicable for our application. The realization of 
the gilbert cell based OTA is as shown in Figure 15.  
 28 
 
VDD
RD RD
M1 M3 M4 M2
M5 M6
ISS
Vin+ Vin-
Vco+ Vco-
Vo+Vo-
 
Figure 15 Gilbert cell based OTA 
 
 
 
The circuit consists of two differential pair (M1:M2, M3:M4) with its tail current 
controlled by the gate voltage of M5, M6 (𝑉𝑐𝑜). For M1=M3 and M2=M4, the 
transconductance of the structure can be calculated by shorting the outputs to ground 
while measuring the current, 𝐺𝑚 = 𝑔𝑚1 − 𝑔𝑚2. In order to tune the 𝐺𝑚we can vary 𝑉𝑐𝑜to 
tune the tail current for the differential pair 𝑔𝑚 = √2𝑢𝑛𝐶𝑜𝑥𝐼𝑑
𝑊
𝐿
, where 𝑢𝑛is the mobility 
of electrons, 𝐶𝑜𝑥is the gate oxide capacitance per unit area, 𝐼𝐷is the current flowing 
through M1,M3 and 
𝑊
𝐿
 is the ratio size of M1,M3. The output resistance is resistive 
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termination 𝑅𝐷 and will need to be modified to a current source load to provide high 
output impedance. 
 
3.3.1 Sensitivity 
Sensitivity is a measure of the change in system performance due to a change in 
the nominal value of a certain element. 
                                                                  𝑆𝑥
𝑦 =
𝑥
𝑦
𝜕𝑦
𝜕𝑥
                                                           (3.5)        
Normalized variations at the output are determined by the sensitivity function 
and the normalized variations of the parameter 
                                                𝑆𝑥
𝑦 ≈
𝑥
𝑦
∆𝑦
∆𝑥
  or  
∆𝑦
𝑦
=  𝑆𝑥
𝑦 ∆𝑥
𝑥
                                     (3.6) 
Usually, process variation and temperature changes can affect the 
transconductance, with sensitivity analysis we can identify most critical elements. 
Calculating the sensitivity of 𝐺𝑚 with respect to 𝑔𝑚1 
                          𝑆𝑔𝑚1
𝐺𝑚 =
𝑑𝐺𝑚
𝑑𝑔𝑚1
×
𝑔𝑚1
𝑔𝑚1 − 𝑔𝑚2
=
𝑔𝑚1
𝑔𝑚1 − 𝑔𝑚2
=
1
1 −
𝑔𝑚2
𝑔𝑚1
               (3.7) 
For a low 𝐺𝑚, 𝑔𝑚1 ≈ 𝑔𝑚2 which will result in a large sensitivity. For example, 
for 𝐺𝑚 = 5𝑢, 𝑔𝑚1 = 100𝑢, 𝑔𝑚2 = 105𝑢, 𝑆𝑔𝑚1
𝐺𝑚 = 20, which is quite large. Figure 16 
shows the sensitivity plot of the Gilbert cell 
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Figure 16 Sensitivity plot of the Gilbert cell 
 
 
 
 Although for 𝐺𝑚 = 0, we can just omit the OTA, this characteristic is not good 
in our application since with temperature and process variation we may not be able to 
achieve the desirable low 𝐺𝑚 due to its high sensitivity.  
 
3.3.2 Voltage headroom 
Another drawback of the topology is the need of a large voltage headroom which 
is not available with a low supply voltage (1V~1.8V). As with a cascade structure, the 
gilbert cell consumes a greater voltage headroom than a simple differential pair does. In 
order for the transistor to work in saturation region, it is necessary that 𝑉𝐶𝑀,𝑖𝑛 >
𝑉𝐶𝑀,𝑐𝑜 + 𝑉𝐺𝑆1 − 𝑉𝑇𝐻5 ≈ 𝑉𝐶𝑀,𝑐𝑜 + 𝑉𝑂𝑉, where 𝑉𝐶𝑀,𝑐𝑜 and 𝑉𝐶𝑀,𝑖𝑛 are the common mode 
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voltages of the two inputs of gilbert cell. This equation shows the difference between 
these common mode voltages, roughly should be larger than an overdrive voltage. [18] 
 
3.3.3 Linearity 
The analysis for the linearity of the OTA is in appendix A,  
                                            𝐻𝐷3 =  
𝐴𝐻𝐷3
𝐴𝐹
≈
𝑉𝑚
2
32(𝑉𝐺𝑆 − 𝑉𝑇𝐻)2
                                             (3.8) 
The equation can conclude that by tuning the tail current we will also change the 
overdrive voltage which eventually changes the HD3 which is not desirable! 
To overcome the sensitivity and linearity problems in the Gilbert cell, we need to change 
the operation of the OTA current from cancelation to splitting.  
 
3.4 Existing solutions for source degeneration and current mirror tuning 
Since most current communication systems are mixed-signal systems, digitally 
controllable variable gain amplifier (VGA) are preferred in order to simplify the 
interface to the digital core and take advantage of digital signal processing (DSP) 
circuitry [19]. A popular amplifier structure used in many digitally controlled VGA 
circuits is the fully differential source degenerated amplifier topology [20]. The source 
degeneration technique that presented in [21] provides a relatively constant bandwidth 
for the entire gain range. 
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Figure 17 source degeneration and current mirror tuning 
 
 
 
Figure 17 shows the circuit schematic of a differential gain block with source 
degeneration that is adopted for existing solutions for the VGA. In this configuration, 
gm-boosting circuitry is used to increase the gain and enhance the performance of the 
VGA [21]. The gm-boosting circuitry is used to minimize the dependence of the gain of 
the circuit on the gm of the input transistors. The use of this circuitry results in an 
increase in the effective transconductance of the differential pair and consequently 
provides higher gain while minimizing the gain error caused by variations in gm. This 
enhancement also makes the system more linear. Since the input transistors are biased 
using current sources Ib (Figure 17), the dc value of the gate-source voltage of the input 
transistors, along with their bias currents, is roughly independent of the input voltage. 
The gain of the overall circuit is given by [20] 
𝐴𝑣 = 𝑁
𝑅𝐿
𝑅𝑠
2
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where N is the size ratio of transistors M3 to M7, 𝑅𝑠 is the source degeneration resistor 
and 𝑅𝐿 is the load resistor. The gain can be adjusted by changing N or the resistor values 
𝑅𝑠 and 𝑅𝐿. The method of gain tuning by changing the current mirror ratio is also 
presented in [20], where a differential amplifier with constant source-degeneration 
resistor utilizes an array of current mirrors. This technique provides a high gain range 
and a moderate gain accuracy.  
However, for high-frequency applications, the large capacitance resulting from 
the array of current mirrors limits the bandwidth of the VGA. The gain can also be 
controlled by changing the value of resistors. To achieve a constant bandwidth for the 
entire gain range, only the source-degeneration resistor 𝑅𝑠 should be changed. A digital 
realization of this topology is presented in [21], where a constant bandwidth of 15 MHz 
is reported. However, the gain range that results from changing this resistor is limited. 
To sum up, this topology shows a possible candidate for the application, however 
the tradeoff for the tuning scheme is undesirable for our application. Tuning the source 
degeneration resistor for different transconductance will result in different linearity and 
tuning the current mirror with large ratios will result in a low speed application.  
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3.5 Tunable OTA 
In this section, we came up with an OTA topology that will meet the 
specifications required for the radar application. Emphasis was put on the linearity since 
we do not want it to change while tuning different filter bandwidths. A lot of the analysis 
on linearity is based on [22][23]. 
 
3.5.1 Concept explanation of tunable transconductance OTA 
The concept of the tunable OTA by current splitting is shown in Figure 18. 
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Figure 18 Concept of the tuning output current scheme 
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We have a basic differential pair input M1 to steer currents, a tunable resistor at 
the middle to adjust the current, and a folded cascode transistor M2 to steer the 
remaining currents and allow a larger output swing. 
Vbias
G
D
S
Ix
GND
Vx
 
Figure 19 Resistance calculation when looking into the source 
 
The resistance looking at the source of M2 is calculated by adding an external 
voltage source 𝑉𝑥, and a testing current signal Ix to see what the resistance is. This is 
shown in Figure 19. By using the small signal model of the NMOS we can calculate the 
resistance 
Ix = gm(Vx − 0) +
Vx
ro
 
                                        rx =
Vx
Ix
= (
1
ro
+ gm)
−1 = (
1
gm
//ro) ≈
1
gm
                                (3.9) 
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As shown in Figure 20, to analyze the whole system on how the output current 
flows, we replace the input transistors M1 with a current source and the cascode 
transistor M2 as an impedance of 
1
𝑔𝑚2
 looking at the source. 
                  
 
Output 
current
 
Figure 20 Small signal analysis 
 
 
 
Assume the input AC voltage is 1V and for 1st order linear model on the 
transistor. The output current is simply 𝐺𝑚 =
𝑔𝑚1×𝑅𝑠_𝑡𝑢𝑛𝑖𝑛𝑔 2⁄
𝑅𝑠_𝑡𝑢𝑛𝑖𝑛𝑔 2⁄ +1/𝑔𝑚2
. By tuning Rs you can 
adjust the current steered to the output ranging from 0 to gm1. Note that the most current 
you can get is gm1 from the input device and can decrease the output current according 
to Rs_tuning. 
 
3.5.2 N multiplication factor tuning scheme 
The tuning resistor can be replaced by MOSFET to change different 
multiplication factor to get different currents, this is shown in Figure 21. Note that a 
multiplication factor of three means there are three MOSFET in parallel, Figure 22 
shows an example of an N multiplication factor transistor 
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Figure 21 Tuning scheme with an N multiplication factor transistor 
                                                                           
                                                                          
 
N stages
 
Figure 22 N multiplication factor transistor 
 
 
 
 38 
 
The tuning resistor is simply implemented by a PMOS transistor 𝑀𝑝_𝑁 working 
in triode region, where N is the multiplication factor of the transistor. We can change the 
multiplication factor to tune the current flowing to the output. For a large multiplication 
factor the resulting resistance is the smaller and hence we can decrease the output 
current. For the tuning transistor 𝑀𝑝_𝑁 the resistance is 
                                                   𝑅𝑜𝑛 =
1
𝑢𝑝𝐶𝑜𝑥
𝑊
𝐿
(𝑉𝐺𝑆 − 𝑉𝑇)
= 𝑔𝑑𝑝                                    (3.10) 
The transconductance of the circuit can be calculated as, 
         𝐺𝑚 = 𝑔𝑚1 ×
𝑢𝑝𝐶𝑜𝑥(
𝑊
𝐿 )𝑝(𝑉𝐺𝑆𝑝 − 𝑉𝑇)
−1
𝑢𝑝𝐶𝑜𝑥(
𝑊
𝐿 )𝑝(𝑉𝐺𝑆𝑝 − 𝑉𝑇)
−1
+ 𝑢𝑝𝐶𝑜𝑥(
𝑊
𝐿 )2
(𝑉𝐺𝑆2 − 𝑉𝑇)−1
             (3.11) 
By selecting a proper bias (𝑉𝑏𝑖𝑎𝑠 = 𝑉𝐵), the overdrive voltage of both transistor 
can be designed to be the same and the equation can be reduced to 
                                                      𝐺𝑚 = 𝑔𝑚1 ×
1
1 +
(𝑊 𝐿⁄ )𝑝
(𝑊 𝐿⁄ )2
                                               (3.12) 
As shown in equation 3.12 we can make the transconductance a function of the 
ratio of two PMOS sizes. By using a common centroid layout this ratio will be reliable 
with process variation or temperature variation. To sum up by making the bias voltage 
𝑉𝐵 and 𝑉𝑏𝑖𝑎𝑠 the same voltage with a common centroid layout technique for 𝑀𝑃_𝑛 and 
𝑀2 the transconductance is well defined with process variations. 
Figure 23 shows the transconductance gain values that can be implemented when 
using different multiplication factors of N. The simulation was done in cadence with 
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parametric sweeping the multiplier number of 𝑀𝑃_𝑛, the transconductance value was 
measured with putting an ideal voltage source at the output with proper bias with setting 
𝑉𝐴𝐶 = 1, the values was imported into Matlab. 
                                                                
                                                                
100
 
Figure 23 Transconductance tuning with changing the multiplication factor of 𝑀𝑝_𝑁 
 
 
 
Figure 23 shows the ratio percentage of the transconductance relative to its 
maximum value (100uA/V in this case) while changing different multiplier of 𝑀𝑃. This 
figure shows a 1 𝑥⁄  shape which coincides with equation (3.12)  
𝑔𝑚1 ×
1
1+𝑥
 , where 𝑥 =
(𝑊 𝐿⁄ )𝑛
(𝑊 𝐿⁄ )2
 
In order to get the gm values listed in Table 2, we will need to design five OTA's 
with different gm's to cover it. 
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The section discussed here was with sweeping a single transistor with different 
sizes in simulation, however in real implementation the size of a single transistor is 
fixed. To achieve realistic tunability we will need analog switches with binary codes to 
implement the tunable transistor. 
 
3.5.3 Binary code tuning and biasing             
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Figure 24 Binary weighted tuning scheme 
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As shown in Figure 24, the tunable transistor is implemented by putting 
MOSFETS 𝑀𝑁 in parallel with different multiplication number. By turning on and off 
the switches we can get different equivalent multipliers for different resistance.  
To turn the switched resistor on it needs to be biased at the same voltage as 𝑉𝐵 and for 
the switched resistor to be off it needs to be biased at 𝑉𝑑𝑑. The biasing scheme of the 
switched resistor is shown in Figure 25. 
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Figure 25 Biasing for the analog switches 
 
 
 
The tuning scheme for the switched resistor is simply binary. For a digital code 
of ∅ =0, ∅̅ = 1 the PMOS gate is biased at VDD and the transistor is off. On the other 
hand, for a digital code of ∅ =1, ∅̅ = 0 the PMOS gate is biased at 𝑉𝐵 and the transistor 
is ON.  
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The more switched resistor you have the higher resolution you will have. There 
is a diminishing effectiveness of tuning the current to very low values since the equation 
is of the form 
1
1+𝑥
 as shown previously. Shown in Figure 26, we have decided to use a 
binary weighted code with a total of 5 switched resistor which can have a tunabilty of 
25 − 1 = 31 values of transconductance, the binary weighted switched resistor are 
implemented with putting different parallel numbers of the switched resistor together 
with sequence of 2 to the power of N, where N = 1 ~ 5. Table 4 shows the digital bits 
and code number for the corresponding 𝑀𝑁, code 1 is the most significant bit and code 5 
is the least significant bit. According to the bandwidth needed we will need different 
transconductance to achieve the target bandwidth, the digital circuits will control which 
switches to be on and off for each different bandwidth. The length of the switched 
resistor was chosen with the smallest length available in the technology to maintain a 
small parasitic capacitance and the width was chosen to have enough resolution when 
tuning the transconductance, the switched resistor values will be listed at the end of this 
section. 
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Figure 26 A binary code of 5 for the switches to achieve different tuning 
 
 
 
Table 4  Digital codes and sizes for the corresponding switches 
 
 
 
 
 
 
Digital bits X0000 0X000 00X00 000X0 0000X 
Code number Code1 Code2 Code3 Code4 Code5 
Multiplier number 16 8 4 2 1 
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3.5.4 Simulation results for tunable current 
The simulation was done in cadence using parametric to sweep different codes to 
get different output current. Table 5 shows all the tuning codes with the respective 
output current. 
 
 
Table 5 Digital code for the corresponding output current 
Code 00000 00001 00010 00011 00100 00101 00110 00111 01000 
Gm(uA) 95.08 85.09 77.00 70.32 64.70 59.91 55.79 52.19 49.03 
Code 01001 01010 01011 01100 01101 01110 01111 10000 10001 
Gm(uA) 46.23 43.74 41.50 39.47 37.64 35.97 34.44 33.03 31.74 
Code 10010 10011 10100 10101 10110 10111 11000 11001 11010 
Gm(uA) 30.54 29.43 28.40 27.44 26.54 25.70 24.91 24.16 23.46 
Code 11011 11100 11101 11110 11111 
Gm(uA) 22.80 22.18 21.59 21.03 20.49 
 
 
 
We took the needed value for Gm16 on Table 2 and compare the results to see 
how well it matches, this is shown in Table 6. 
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Table 6 Comparison of ideal Gm needed and the implemented Gm 
Ideal Gm (uA) 21.53 27.12 35.56 41.3 46.49 51.44 59.12 
Implemented Gm (uA) 22.8 28.40 37.64 41.50 49.03 52.19 59.91 
Percentage difference 5.2% 4.7% 5.4% 0.48% 5.3% 1.4% 1.3% 
Code 11011 10100 01101 01011 01000 00111 00101 
Ideal Gm (uA) 70.49 81.86 94.87 
Implemented Gm (uA) 70.32 85.09 95.08 
Percentage difference 0.2% 0.2% 0.2% 
Code 00011 00001 00000 
 
 
 
From Table 6 we notice the percentage difference is small on large Gm and can 
get up to 5% of difference while tuning it to lower values, this is because the need to get 
to very low Gm is limited by it's 
1
x⁄  property. However, this is not a problem. Due to the 
previous FIR system simulation we know that for small gm's as long as the percentage 
difference is not above 10% the result is almost the same. Also recall the FIR function is 
a ratio of two Gm and the percentage can cancel each other. 
To sum up we implemented a tunability of 31 different transconductance with 5 
codes as shown in Figure 27. 
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Figure 27 Achievable tunability for the OTA 
 
 
 
3.5.5 MOSFET parasitic analysis 
MOS transistor have Source and Drain terminal that can have different parasitic 
capacitance at both sides due to layout. For example, in Figure 28 and Figure 29 where 
we have a two finger transistor, the drain capacitance is roughly two times then the 
drain.  
Since 𝐶𝑑 ≈ 2𝐶𝑠, the impedance at both sides are unsymmetric (not same). 
Maintaining symmetry in differential circuits is important since you can cancel even 
order nonlinearities [24][25]. 
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Figure 28 Different parasitic capacitance at source and drain 
 
 
 
 
Figure 29 Unsymmetrical parasitic on MOSFET 
 
 
 
If we put two transistors in cascade with proper placement of the source and 
drain, both sides will have the same capacitance at the left and right side to provide 
symmetric capacitance. 
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Figure 30 Symmetric impedance for the switched resistor 
 
                        
Placing the switched resistor into the main OTA, node L and R will have the 
same voltage if the OTA is designed properly. As shown in Figure 30, a virtual ground 
(AC ground) is located at the middle and Cs can be neglected since both sides of the 
terminal is shorted to AC ground. What we have left is Cd at both sides and can make 
effort on the layout to try to minimize the capacitance. 
 
3.6 Operational transconductance amplifier design 
This section contains analysis and simulations results for the designed OTA. 
Parameters like output resistance, transconductance frequency response, linearity and 
noise are the most critical ones. Figure 31 shows the schematic of a simplified OTA with 
N –Type input stage, the biasing and common mode feedback are omitted just for the 
sake of analysis. 
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Figure 31 Simplified OTA for analysis purpose 
 
 
 
3.6.1 Transconductance frequency response  
By changing the multiplication factor of 𝑀𝑃_𝑁 (The number of parallel MOSFET 
devices), we can tune the transconductance of the OTA. Figure 32 shows the 
transconductance frequency response while changing the multiplication factor of 𝑀𝑃_𝑁. 
The multiplication factor changes from 1 to 31 in respect to the lines from top to bot 
shown in Figure 32. 
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Figure 32 Transconductance frequency response while changing the multiplication 
number of 𝑀𝑃_𝑁 
 
 
 
Since we are only interested in the low frequency transconductance, we can 
simply look at the transconductance value at 40MHz (center frequency of the filter). 
With the help of CADENCE “value” function we can take the transconductance value 
and plot it in histogram as shown in Figure 33.  
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Figure 33 Transconductance value while changing the multiplication factor of 𝑀𝑃_𝑁 
 
 
 
Figure 33 shows the tunability of the transconductance with the shape of  
1
𝑥
 which 
was discussed in the previous section. 
 
3.6.2 Output resistance  
Assuming we have a multiplication factor of N on the tuning transistor Mp_N. 
The output resistance is: 
Ro ≈ ro3//(gm2ro2(ro1//ro5//
0.5
gdsp_N
))
= ro3//(gm2ro2(ro1//ro5//(
0.5
upCoxN(
W
L )p_NVov
) 
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which means when we try to change different multiplication factor for Mp_N the output 
resistance will also vary which is undesirable if the percentage difference is large and 
having a small output resistance in one case. To simulate the output resistance we put an 
ideal voltage source with 0.9V DC bias voltage and set AC voltage to 1, we then take the 
reciprocal of the small signal current. 
 
 
 
Figure 34 Output impedance when changing the multiplier of the switch 
 
 
 
Figure 34 shows the output resistance decreases while having a larger 
multiplication factor. For multiplication factor changing from 1 to 5 the resistance can 
drop to 40%, although it is still higher than the specification of 650k Ohms this is 
undesirable as if you have unit step input voltage the rising and fall time of the output 
voltage will be different which might cause ISI problems [25]. 
 
N=1 
N=5 
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3.6.3 Input/Output common mode voltage  
The input and output common mode voltage was set to half the VDD (0.9V) to 
maximize the output swing. However, as seen in Figure 35 the OTA output will be 
connected to Mn and Mp working as an analog switch to charge the current to CL 
depending on the clocks ∅𝑖. 
 
 
OTAVcm,in
Mn
Mp
CL
Vout
 
Figure 35 Simplified model for the FIR filter operation 
 
 
 
Figure 36 shows the switch resistance with different common mode voltage. 
Line1 is with NMOS transistor, line2 is with PMOS transistor and line3 is NMOS and 
PMOS in parallel. If we chose to use NMOS and PMOS transmission gate the resistance 
is relatively low for all input common mode voltage, however the parasitic capacitance it 
provides is the largest of all three cases and is not desirable. In the next section we’ve 
chosen an input/output common mode voltage of 0.6V volts so we can use an NMOS 
analog switch for low resistance while keeping a relative small parasitic capacitance. 
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Figure 36 Switch resistance with different common mode voltage 
 
 
 
 
 
 
 
 
 
 
1 2 
3 
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3.6.4 Frequency response, DC gain, Power consumption    
 
 
Figure 37 Schematic for transconductance frequency response 
                     
 
 
Figure 37 shows the schematic for frequency response analysis. Mostly we are 
interested in the transconductance of the OTA, to calculate it we can short the output to 
ac ground (fixed DC bias). The transconductance can be calculated as 𝐺𝑚 = 𝑔𝑚1
1
1+
𝑠
𝜔𝑝
 , 
where 𝜔𝑝 =R𝐶𝑃, R is the equivalent resistor seen at node A which is ( 
1
𝑔𝑚2
//𝑟𝑜1//𝑟05//
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1
𝑔𝑑𝑠𝑝_𝑁
), CP is the equivalent capacitor seen at node A, which is 
𝐶𝑔𝑠_𝑀1
2
+ 𝐶𝑑𝑏_𝑀1 +
𝐶𝑑𝑏_𝑀5 + 𝐶𝑔𝑑_𝑀5 + 𝐶𝑑𝑏_𝑀𝑝_𝑁 + 𝐶𝑔𝑑_𝑀𝑝_𝑁 + 𝐶𝑔𝑠_𝑀2 + 𝐶𝑠𝑏_𝑀2. 
To have a good frequency response we will need to push the pole to a high 
frequency, this can be done by minimizing the parasitic poles at node A which means 
smaller transistor sizes.  
The simulation was done in cadence from AC simulation and plotting the gain 
and phase margin from 𝑉 𝑖 to 𝑉𝑜 as shown in Figure 38. 
 
 
   
Figure 38 Frequency response of the OTA 
                                      
 
 
The total power for a single OTA is 
𝑃𝑜𝑤𝑒𝑟 = 𝑉𝑑𝑑 × 2𝐼𝐵5 = 1.8 ∗ 120𝑢𝐴 = 216𝑢𝑊 
Although power is not a main concern here, it is desirable to keep it as small as 
possible. 
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3.6.5 Noise analysis 
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Figure 39 Noise analysis of the OTA 
 
 
 
Since our specification operates at high frequency the flicker noise is negligible 
and will be omitted in the analysis. Also, 𝑟𝑜 ≫
1
𝑔𝑚
 since 𝑔𝑚𝑟𝑜 > 10 in typical modern 
technology. 
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The output current noise can be calculated from Figure 39. 
Io
2̅̅ ̅̅ = 2 ×
8KT
3
(gm3 + gm1(
𝑔𝑚2
𝑔𝑚2 + 𝑔𝑑𝑠6
)2 + gm5(
𝑔𝑚2
𝑔𝑚2 + 𝑔𝑑𝑠6
)2 + 𝑔𝑚2(
𝑔𝑑𝑠6
𝑔𝑚2 + 𝑔𝑑𝑠6
)2
+
3
2
𝑔𝑑𝑠6(
𝑔𝑚2
𝑔𝑚2 + 𝑔𝑑𝑠6
)2) 
The noise of the tail current source 
8𝐾𝑇𝑔𝑚4
3
 is evenly split half to the output 
therefore contributes no noise. To find the equivalent input referred noise we divide it by 
Gm
2
 which is  
Gm
2 =  (𝑔𝑚1
𝑔𝑚2
𝑔𝑚2 + 𝑔𝑑𝑠6
)2 
Vin
2̅̅ ̅̅ ̅ =
Io
2̅̅ ̅̅
Gm
2 =
16KT
3
(𝑔𝑚3 (
𝑔𝑚2 + 𝑔𝑑𝑠6
𝑔𝑚1𝑔𝑚2
)
2
+
1
𝑔𝑚1
+
𝑔𝑚5
𝑔𝑚12
+
3
2
𝑔𝑑𝑠6
𝑔𝑚12
) 
From this equation we know to have a low noise OTA, we must increase 𝑔𝑚1, 
decrease 𝑔𝑚3, 𝑔𝑚5. This can be done by proper transistor sizing with maximizing (
𝑊
𝐿
)1 
while still maintaining the linearity needed and minimizing (
𝑊
𝐿
)3, (
𝑊
𝐿
)5 while keeping 
𝑣𝑑𝑠𝑎𝑡 small for the voltage headroom. 
We will also want 𝑔𝑑𝑠6 to be small for low noise, however it is related to the 
tunability of the OTA resulting in a tradeoff between tunability and noise (A large size 
𝑀6 can tune the transconductance to a low value with a tradeoff of injecting more noise). 
It is desirable to have a low input noise and we will introduce a simple technique to 
reduce the noise from IB3 and IB5 with the tradeoff of reduced voltage headroom. 
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As shown in Figure 40, if we keep the same transistor size M3 and add a source 
degeneration resistor for the current source we can reduce the noise at the output with 
the tradeoff for less voltage headroom. 
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Figure 40 Adding source degeneration at current source for less noise 
                          
 
        
The total noise will then be 
Io
2 =
8KTgm3
3
(
1/gm3
1/gm3 + Rs
)2 +
4KT
Rs
(
Rs
1/gm3 + Rs
)2 
to compare with the original noise without adding the source degeneration or 𝑅𝑆 = 0, we 
take the ratio of both total noise 
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Noise with source degeneration
Noise without source degeneration
=
8KTgm3
3 (
1
1 + gm3Rs
)2 +
4KT
Rs
(
gm3Rs
1 + gm3Rs
)2
8KTgm3
3
=
1
1 + gm3Rs
+
1
2
gm3Rs
(1 + gm3Rs)2
 
If  
1
1 + gm3Rs
+
1
2
gm3Rs
(1 + gm3Rs)2
< 1 
then the source degeneration is an improvement in noise. A long as gm3Rs > 0, the 
topology with source degeneration resistor will results in lower noise. However, this will 
have a lower voltage headroom of 𝐼𝐵𝑖𝑎𝑠𝑅𝑠 as the resistor consumes extra voltage and 
also has a lower overall transconductance. 
As discussed in appendix B, the noise of a single transistor is 
4𝐾𝑇𝛄 
𝑔𝑚
, γ depends on 
process and therefore we need a test bench to extract the value. The test bench is shown 
in Figure 41 with an inductor as the load (noiseless) with the proper bias, Figure 42 
shows the simulation result of the input referred noise. 
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Figure 41 Test bench for extracting γ 
 
 
 
 
Figure 42 Input referred noise of a single transistor for extracting γ 
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The input referred noise simulation result is 32.3aV2/HZ where it locates at a 
higher frequency so it's not affected by the flicker noise. Reversing the input referred 
voltage noise equation from 𝑉𝑖𝑛
2 =
4𝐾𝑇γ 
𝑔𝑚
 to γ =
𝑔𝑚𝑉𝑖𝑛
2
4𝐾𝑇
 we can get 
γ =
32.3 × 10−18
4 × 1.38 × 10−23 × 300
× 493 × 10−6 = 0.96 
With the γ extracted we can have 1st order comparison between the calculation 
and simulation results. Figure 43 shows the input referred noise with different 
degeneration resistor while M6 was turned off. 
 
 
 
Figure 43 Input referred noise (zoned in thermal noise) of the OTA with different 
degeneration resistor values 
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The lines starting from top to bottom (1 to 3) correspond to the source 
degeneration resistor for the current source with value of 0 (6.96nV/√HZ), 500 
(6.4nV/√HZ) and 1000 (6.17nV/√HZ) Ohm respectively, there is about 11 percent 
difference from the largest and smallest case which is not large, but still a small 
improvement with a tradeoff of 25mV drop of voltage headroom. To sum up, for higher 
degeneration resistor used for the current source the output noise is smaller, however the 
voltage headroom decreases by IR. We chose a resistor value of 1k Ohm for a reasonable 
tradeoff between the two. 
Figure 44 shows the simulation of input referred noise with a source 
degeneration of 1k Ohms and different multiplication factor of M6. 
 
 
 
Figure 44 Input referred noise (zoned in thermal noise) of the OTA with different 
multiplication factor 
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In Figure 44, the lines starting from top to bottom (1 to 3) corresponds to 
multiplication factor of 10, 5 and 1 respectively, there is about 300% difference in noise 
between multiplication factor of 1 and 10. As a result, the more current we split into M6 
to decrease the current, the more noise we get. This is inevitable and have to watch out 
not to over tune it for a large noise.  
 
3.6.6 Linearity  
Using the calculations in appendix B, we have 𝐻𝐷3 =
1
32
𝑉𝑖𝑛
2
(𝑉𝐺𝑆−𝑉𝑇)2
 or 𝐼𝑃3 =
3.3(𝑉𝐺𝑆 − 𝑉𝑇), normally we want the overdrive voltage of the input device as large as 
possible to achieve good linearity. To simulate the linearity of 𝐼𝑃3 we use two tone 
simulation using periodic steady state in cadence, the result is shown in Figure 45. The 
details on the test bench are discussed in reference [28]. 
 
 
 
Figure 45 Linearity simulation result                                         
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The simulated IIP3 was 12.9dBm for an overdrive voltage of 260mv for the input 
transistor, the size of the input transistor was small to achieve a rather large overdrive 
voltage while pushing the voltage of drain to source of the tail current transistor barely 
on the edge of saturation. According to the equation  𝐼𝑃3 = 3.3(𝑉𝐺𝑆 − 𝑉𝑇) in Appendix 
A, for an IIP3 of 15dBm we need at least 380mV overdrive voltage, however since we 
are limited at a 1.8V voltage supply and having a 900mV bias at the input it is hard to 
achieve without the tail current transistor going into triode region with more voltage 
headroom.  
To get more headroom for the tail current transistor we can have a higher input 
common mode voltage, however for maximum swing we will want the common mode 
voltage to be at half the VDD. There is a tradeoff between linearity and voltage swing. 
We will show a simple circuit technique which incorporates degenerated source 
resistance to improve the linearity in the section 4. 
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3.6.7 Design method and result  
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Figure 46 Schematic for the possible solution OTA 
 
 
 
The final schematic we arrived in this section is shown in Figure 46. We start 
with sizing the input transistor with its smallest length provided in the technology for 
faster speed, the width is sized for the needed gm and linearity according to equation 
𝐻𝐷3 =
𝐴𝐻𝐷3
𝐴𝐹
≈
𝑉𝑚
2
32(𝑉𝐺𝑆−𝑉𝑇𝐻)2
. 𝑅𝑠 was chosen so that the voltage headroom lost (I𝑅𝑠), is 
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not too large with the improvement in noise. Once we find the size for the input 
transistor and the bias current we can move on sizing M2. M2 serves as a current buffer 
and it is better if we size it large but still maintaining 𝑉𝐷𝑆𝐴𝑇 > 150𝑚𝑉 to stay in strong 
inversion. MP_N has the same length as M2 and the width is sized to match the 
transconductance with table 2 . The length of the current mirrors was chosen as 
180*4um for better matching, and the length of the other transistor was 180n for 
maximum speed. Table 7 shows the transistor sizes for Figure 46 and Table 8 shows the 
simulated results for the circuit. 
 
 
Table 7 Transistor sizes for the OTA 
IB1 IB2 Rs M1 M2 M3 M4 M5 Mp_N 
20u 20u 1k 2u/900n 3u/600n 1.6u/900n 3u/900n 3u/900n 600n/600n 
   2 4 1 2 2  
 
 
Table 8 Calculated and simulation result comparison 
 Calculated Simulated 
Output resistance 650k Ohm 930k Ohm 
Linearity (IIP3) 12.2dBm (Vov = 280mv) 12.94dBm 
Noise (spot noise) 8.12 nV/√HZ 6.98nV/√HZ 
In/Output CM voltage 0.9V 0.9V 
Power 216uW 208.4uW 
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The simulation result from Table 8 is when transistor 𝑀𝑁_𝑃 is off, when we 
change different codes for different transconductance the output resistance, linearity and 
noise will also change to some extent. To sum up, this topology has some weakness. 
1: During different tuning phases the output resistance change. 2: Linearity does not 
meet the required specification and will need a larger 𝑉𝑑𝑠𝑎𝑡 which will kill the voltage 
headroom. 3: The input/output common mode voltage is relatively high if we were 
connecting the OTA output to a NMOS analog switch for minimum parasitic 
capacitance. 
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4. IMPROVED OTA FOR FIR FILTER APPLICATION  
 
One of the challenging aspect in designing tunable OTA is it's insensitivity to 
parameters for different tuning schemes. As shown in section 3, the output resistance 
changes a lot when changing the transconductance, also the linearity is not good enough 
for the application. In this section we used the main concept of the previous circuit but 
made some adjustment for it. 
 
4.1 Improvements for the OTA 
 
 
` `
`
`
`
`
`
Vcode1
Vi+
Vo+
Vi- Vo-
VBP VBP
VBP
VCAS VCAS
VDD
M1
M3 M3
Rs Rs
M2 M2
M4 M4
M5 M5
M1
Mn,M=16
M6
Vcode2
Vcode5
Mn,M=8
Mn,M=1
CMFB+ CMFB-
 
Figure 47 Schematic of the OTA 
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The improved schematic is shown in Figure 47, we've changed to PMOS input 
device to increase the voltage headroom since we desire a low common voltage. Current 
mirror that acts like a current buffer M2 and M3 were also added so that output 
resistance will be insensitive when the analog switches are turned on and off. 
Degeneration resistors 𝑅𝑠 are added to increase the linearity with the tradeoff of voltage 
headroom. Also the node CMFB is where the CMFB circuit will return its adjusted 
signal to have a fixed output voltage. The details for the CMFB circuit will be mentioned 
in the section below. 
 
4.2 Bias circuit  
The bias circuit for the analog switches Mn is shown in Figure 48. 
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Figure 48 Bias circuit for the OTA      
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In order to make the current tuning a ratio of transistor sizes M2 and Mn 
(explained in section 2) needs to have the same overdrive. In order to bias the switched 
resistor Mn at the exact same 𝑉𝑜𝑣 we copy the same branch of the OTA and add a diode 
connected MB so that the overdrive voltage of M2 and Mn matches. 
 
4.3 Common mode feedback circuit 
There are many advantages for fully differential circuits over their single-ended 
counterparts such as greater output swings, better noise performance and avoiding mirror 
poles to achieve a faster speed. However for a high-gain differential circuit the output 
common mode voltage is quite sensitive to device properties and mismatches, thus we 
require common-mode feedback to have a properly defined output common mode 
voltage. 
We can basically divide the task of the CMFB into three operations: sensing the 
output common mode level, comparison with a reference and returning the error to the 
amplifier's bias network.  
A common mode feed-back circuit is a circuit sensing the common-mode 
voltage, comparing it with a proper reference, and feeding back the correcting common-
mode signal (both nodes of the fully-differential circuit) with the purpose to cancel the 
output common-mode current component, and to fix the dc outputs to the desired level.  
The operation is as shown in Figure 49 and the circuit is shown in Figure 50. 
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Figure 49 Common mode feedback concept for the OTA 
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Figure 50 Common mode feedback circuit for the OTA 
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The main goal of the CMFB circuit is to adjust the common mode output voltage 
and let the differential mode stay the same, the circuit architecture was mostly adjusted 
from reference [26]. 
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Figure 51 Differential operation for the CMFB 
 
 
 
Figure 51 shows the differential operation, the detected output signal gm1Vo 
cancels each other at node A ( gm1Vo − gm1Vo = 0 ), thus not generating additional 
differential signals to affect the operation of the OTA. 
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Figure 52 Common mode operation for the CMFB 
 
 
 
Figure 52 shows the common-mode operation, the detected output signal gm1Vo 
adds up together and compares with the reference voltage at node A (gm1Vo + gm1Vo −
gm2Vref), to make a comparison of the voltage Vo and Vref we need to adjust gm1 and 
gm2 with a ratio of 1:2 which results the tuning current as 2gm(Vref − Vo). Once the 
comparison is done, the remaining current will inject into the CMFB node to the OTA in 
Figure 47 to adjust the common mode level. For example if  Vo < Vref , the tuning 
current will have a positive value going into the CMFB node and Vo will increase until 
Vo ≅ Vref and the CMFB circuit ends its operation 
 
 
 75 
 
Table 9 Transistor size for the CMFB circuit 
 M1 M2 M3 M4 M5 M6 
W/L 2.5u/400n 2.5u/400n 750n/1u 750n/1u 2.5u/400n 2.5u/400n 
N 1 2 4 6 2 2 
Bias 5u 10u 10u 10u 5u 5u 
     
 
 
Table 9 shows the transistor size for Figure 50, the size of M2 is chosen to be 2 
times M1 so that according to equation 𝑔𝑚 = √2𝐼𝐷𝑢𝑛𝐶𝑜𝑥
𝑊
𝐿
 will result in 𝑔𝑚1: 𝑔𝑚2 =
1: 2 . However, in the real implementation the current path that gm2 flows has more 
parasitic capacitance that will degrade the transconductance, therefore the current mirror 
M3 and M4 was made with a ratio 1:1.5 to boost up the lost transconductance. M5 and 
M6 size is chosen so that the current buffer resistance into the CMFB node is small 
enough. 
 
4.3.1 Simulation setup and results 
The simulation setup is as shown in Figure 53 and the simulation result is in 
Figure 54. A common mode current pulse of 15uA is injected into the output node 
(Figure 54.1). The output voltage node is plotted to see its respective common mode 
transient response  
𝑉𝑜++𝑉𝑜−
2
 (Figure 54.2), the differential mode transient response it also 
plotted 𝑉𝑜+ − 𝑉0− (Figure 54.3) 
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Figure 53 Test bench for CMFB 
 
 
 
Figure 54 Transient response for CMFB 
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The common mode transient resembles a phase margin larger than 60 which 
settles quite fast and the differential mode transient response is good which settles to 
zero. The CMFB circuit works properly with an input step voltage. 
 
4.4 OTA characteristic 
This section contains some analysis and simulations for the parameters of the 
OTA in Figure 47. With the circuit improvements we will see from the section that the 
linearity and output resistance will improve a lot which makes it a strong candidate for 
the application. 
 
4.4.1 Output resistance 
The output resistance is 𝑅𝑜 ≈ 𝑟𝑜3//(𝑔𝑚4𝑟𝑜4𝑟𝑜5), from the equation the output 
resistance is independent of the switched resistor indicating it will remain the same 
output resistance for all tuning cases. This was done by putting additional current 
mirrors to act as a buffer. The simulation setup is same as described in section 3.5.2 and 
the simulation result is shown in Figure 55. 
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Figure 55 Output impedance with varying multiplication factor of switched resistor 
 
 
 
As expected the output resistance remains the same with different multiplier 
factor of the switched resistor, the output resistance stays 736k Ohms which is suitable 
for our application. 
 
4.4.2 Transconductance 
The differential pair with source-degeneration for linearity improvement is used 
to produce the needed transconductance to obtain a particular coefficient in the filter. A 
bank of switched resistor working in triode region will be placed between the drains of 
the differential pair in order to tune the transconductance therefore changing the filter 
bandwidths. The switched resistor will have an effective resistance of 𝑅𝑇𝑟𝑖𝑜𝑑𝑒 resulting 
in an effective transconductance of 
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which is a ratio of transistor sizes and can be matched greatly through proper layout 
techniques. 
 
4.4.3 Linearity  
By adding source degeneration resistance we can increase the linearity. Using the 
same calculations in appendix B, we get 𝐻𝐷3 =
1
32
1
(1+𝑔𝑚𝑅)2
𝑉𝑖𝑛
2
(𝑉𝐺𝑆−𝑉𝑇)2
, normally 1 + 𝑔𝑚𝑅 
is around 1.5-3 in practice since there is a tradeoff between linearity and voltage 
headroom. Figure 56 shows the simulation result of the linearity. 
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Figure 56 IIP3 simulation of the OTA 
 
IIP3 is related to 𝑉𝑑𝑠𝑎𝑡 of the input transistor, normally a large 𝑉𝑑𝑠𝑎𝑡 results in 
better linearity. In Figure 56 for a power of 0dBm IM3=29.98dBm resulting in an IIP3 
of 16.21dBm. For the simulation we’ve added a resistor of 100 Ohms in parallel with the 
output to make sure that the output swing does not saturates due to high gain. 
 
IM3=29.90dBm 
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Figure 57 IIP3 simulation of the OTA with varying the tuning percentage of 𝑔𝑚 to 𝑔𝑚𝑎𝑥 
 
 
 
Figure 57 shows for different tuning percentage relative to the maximum 
transconductance, IIP3 is about the same for each cases. With different tuning there is 
only a minor difference in the parasitic capacitance at the mirroring node, the input 
overdrive voltage for all case is still the same resulting similar IM3 for different tunings. 
The largest difference is about 1dbm as shown in the simulation.  
 
4.4.4 Changing the polarity of the OTA 
In the FIR filter we need to have negative coefficients according to Table 2. This 
can be done by switching the output nodes, input nodes or at the current source. The best 
place to place it is at the low resistance node since it will not be a large pole and will not 
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affect the frequency response a lot. As shown in Figure 58, the analog switches at the 
mirror node is controlled by a sign signal which tells the output direction to be switched. 
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Figure 58 Adding sign NMOS for switching polarity 
 
 
4.4.5 Summary of the OTA 
 The input transistor is changed to PMOS since we have a low input common 
mode voltage of 600mv for low NMOS switch resistance and larger voltage headroom 
for the OTA. Source degenerated resistors are added to increase the linearity. Five 
switched resistors at the middle with binary coding are used tune output currents. NMOS 
Mirroring node  
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current mirrors at the bot are used for coarse tuning and acting as an output buffer to 
keep the same output resistance while operating different bandwidths. Table 10 shows 
the summary of simulation results of the circuit in Figure 58. 
 
Table 10 Calculated and simulation result comparison 
 Calculated Simulated 
DC gain 650k Ohm 732k Ohm 
Linearity (IIP3) 18.6dBm 16.212dBm 
Noise(Spot noise) 18 nV/√HZ 40.8 nV/√HZ 
In/Output CM voltage 0.6V 0.6V 
Power 300uW 316uW 
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5. CURRENT INTEGRATION OF THE OTA 
 
The purpose of the OTA is to pump different currents into the capacitor 
depending on the bandwidth requirements. This section shows the simulation result of 
the OTA step response in time domain and frequency response of the FIR filter. During 
the analysis we made improvements on the circuit to improve its time domain response. 
A design consideration of the switches from OTA to the capacitor were also discussed to 
have a better frequency response of the filter. In the end, schematic simulation results in 
CADENCE are presented to demonstrate the feasibility of the proposed approach.  
 
5.1 Step response in time domain 
An important characteristic of the dominant pole frequency response vs time 
domain response for current integration is analyzed here. Assuming an OTA with an 
open loop gain of A0 and a dominant pole of ωp, the frequency response is 𝐹(𝑠) =
𝐴0
1+𝑠 𝜔𝑝⁄
, the output time domain response for a step input 𝑉𝑖𝑛 = 𝑎𝑢(𝑡) can now be 
expressed as 𝑉𝑜𝑢𝑡(𝑡) = 𝐴0(1 − 𝑒𝑥𝑝
−𝑡
𝜏
)u(t) where 𝜏 = 1 𝜔𝑝⁄  the time constant τ plays a 
huge role in current integration since a small τ means the capacitor will be charged fast 
to its ideal value. 
        A test for the step response is important as it indicates how fast the OTA 
responds from a sudden input voltage. The system cannot act until the output current 
settles down to the vicinity of its final state, delaying the overall system response. 
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Formally, knowing the step response of a dynamical system gives information on 
the stability of the system, and its ability to reach one stationary state when starting from 
another. Figure 59 shows the test bench and Figure 60 shows the comparison of the 
current integrated into the capacitor with an ideal current source.  
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Figure 59 Test bench for the step response for the OTA 
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Figure 60 Output step response in time domain 
 
 
 
Injecting a unit step voltage at the input we can see from Figure 61 that there is a 
rise time about 1ns which is caused by the node from mirroring the current to the output 
(Dominant pole location). To optimize this we need to minimize the capacitor at the 
mirroring node from Figure 58. Figure 61 shows the voltage when the current is being 
integrated into the capacitor.  
Input 
Output 
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Figure 61 Voltage being integrated by the capacitor 
 
 
Looking at the voltage being integrated by the capacitor, during the rising time 
and falling time the current integration is not perfectly linear since the current is 
changing every time. The two transition point cannot change abruptly indicating that the 
high frequency signals cannot pass through. 
As we will see in the simulation results later in the section this pole will cause 
the integrated current to be less than expected and can cause a problem to the FIR 
frequency response. 
 
5.2 128 tap FIR filter response in frequency domain 
The application demands different bandwidth for different detected target 
locations, we simulated 3.5M, 15M and 30M Hz bandwidth to see how well we 
Rising time of 𝑣𝑜𝑢𝑡 
Falling time of 𝑣𝑜𝑢𝑡 Ideal 
Real 
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designed. To simulate the FIR filter frequency response we inject sinusoid tones within 
the filter frequency range with 0dB in power, the spacing of the tones are around 
1~3MHZ depending on the resolution you want. The simulation results was on the 
schematic level with putting a spectrum of frequency tones at the input passing through 
the filter to see its shape. Figure 62,63 and 64 shows the FIR filter response with 3.5M, 
15M, 30M bandwidth respectively. 
 
 
 
Figure 62 FIR filter response for 3.5MHZ bandwidth 
 
 
The 3dB BW is around 3.28MHz. There is about 2dB loss in the pass band due to 
the small errors in the implemented OTA, as for the stop band it provides enough 
attenuation for the specification. 
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Figure 63 FIR filter response for 15MHZ bandwidth 
 
 
 
For the 15MHZ bandwidth the filter response at the high frequency drops around 
8db which is quite large. 
 
 
Figure 64 FIR filter response for 30MHZ bandwidth 
MHZ 
MHZ 
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For the 30MHZ bandwidth the filter response at the high frequency drops from 
8db to 13dB and increases for higher frequencies. 
 
5.3 Conclusion and improvement 
We can clearly see that the higher the bandwidth extend the higher the 
degradation at high frequency gets. The reason for the high frequency degradation is 
caused by the poles of the OTA, which does not allow the high frequency components to 
pass through. In a time domain perspective, the current integration is reduced during the 
rising and falling edges, so any small errors in it was cause a huge difference between 
the ideal current integration and the real integration. 
To overcome this problem we have several possible solutions. First, we can 
simply push the dominant pole even farther to reduce the rising and falling time, 
however more advance technology will be needed to minimize the parasitic capacitance 
to operate at a faster speed. Second, we could increase the total time of the integration 
current so that the errors will be negligible, but due to the specification for the frequency 
center point we have the time is fixed. Lastly, we can somehow boost the current in the 
transition phase so that it can recover the loss of the current. 
In the next section we will overcome this problem with a small change for the 
OTA. 
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5.4 High frequency compensation  
As shown in Figure 65, a capacitor was added in parallel to the degeneration 
resistor to increase the high frequency response, this results in having a better current 
integration in a fixed time window time. Table 11 shows the transistor sizes 
implemented in Figure 65. 
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Figure 65 Complete schematic for the OTA with high frequency compensation 
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Table 11 Transistor size for the final OTA 
 M1 M2 M3 M4 M5 MN Msign 
W/L 2u/1u 750n/1u 750n/1u 2.5u/0.4u 2.5u/0.4u 220n/0.8u 220n/0.18u 
N 8 4 4 4 4 1 1 
 Rs Cs 
Value 4kOhm 640f 
 
To see it intuitively, currents were originally being lost during the transition 
phases (high frequency components), by adding capacitor in parallel with the 
degeneration resistor the transition phases will short the capacitors which will act like an 
OTA without the source degeneration boosting the transconductance. 
 
5.4.1 Compensation analysis and improvements 
As shown in Figure 66, the new gm frequency response without the output pole 
is 
𝑔𝑚
1+𝑔𝑚(𝑅𝑠//𝑠𝐶𝑠) 
=
𝑔𝑚(1+𝑠𝑅𝑠𝐶𝑠)
(1+𝑔𝑚𝑅𝑠)+𝑠𝑅𝑠𝐶𝑠
. A left half plane pole at 
1+𝑔𝑚𝑅𝑠
𝑅𝑠𝐶𝑠
, and a left half plane 
zero at 
1
𝑅𝑠𝐶𝑠
, the left half plane zero can boost the high frequency response which is 
desirable for our application. 
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Figure 66 Theoretical frequency response with high frequency compensation 
 
 
 
 
Figure 67 Simulated frequency response with high frequency compensation 
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We can see the left half plane zero in the simulation will boost the high 
frequency response. The pole at the output was omitted in the analysis but is shown in 
Figure 67. 
Figure 68 shows the time domain response with adding degeneration capacitors, 
the added capacitor causes the current integration to be more effective having a small 
boost resulting for the compensation of the lost current.  
 
 
Figure 68 Current integration comparison in time domain 
 
 
 
From Table 2, implementing one OTA for all the tuning range is nearly 
impossible. Taking a look at the row of the table we noticed there is around five possible 
ranges. Starting from largest to smallest we have 90uA to 20uA,20uA to 4uA, 11uA to 
1.2uA, 6.6uA to 0.7uA and 2.6uA to 0.2uA. Table 12 is a comparison of the Gm needed 
simulated in matlab labeled as I(Ideal) and the ones in transistor level design labeled as 
R(Real), the digital code are also listed for the needed current. 
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Table 12 Transconductance tuning implemented for the OTA 
Gm 3.5 4 6 8 10 12 15 20 25 30 
1I 1.380 0.091 0.484 0.300 0.030 0.339 0.442 0.170 0.442 0.248 
1R 1.472 0 0 0 0 0 0 0 0 0 
code 000011          
2I -0.210 -0.032 -0.073 -0.070 0.026 -0.025 -0.072 0.020 -0.067 0.023 
2R -0.277 0 0 0 0 0 0 0 0 0 
code 111111          
3I -2.680 -0.687 -0.876 -1.050 0.742 0.135 -0.742 0.827 -0.382 0.960 
3R -2.6 0.7665 -0.912 -1.008 0.7665 0.2779 0.7665 0.833 -0.375 1.008 
code 100000 101001 100111 100110 001001 011111 101001 001000 110110 000110 
4I 1.150 0.414 0.295 0.480 -0.456 -0.274 0.120 -0.479 -0.177 -0.425 
4R 1.126 0.407 0.304 0.491 -0.467 -0.277 0.277 -0.467 -0.277 -0.426 
code 000101 010100 011100 010000 110001 111111 011111 110001 111111 110011 
5I 4.490 2.107 0.663 1.720 -2.080 -1.814 -0.595 -1.608 -1.863 -0.419 
5R 4.353 2.148 0.730 1.713 -2.148 -1.837 -0.730 -1.605 -1.837 -0.730 
code 000010 001000 011111 001011 101000 101010 111111 101100 101010 111111 
6I -3.180 -1.837 0.000 -0.900 1.437 1.603 1.190 0.396 1.523 -0.993 
6R -3.243 -1.837 0 -0.913 1.425 1.605 1.220 0.730 1.510 -0.984 
code 100100 101010  111000 001110 001100 010001 011111 001101 110110 
7I -6.480 -4.449 1.170 -0.790 2.271 3.269 3.567 -1.412 1.749 -3.623 
7R -6.620 -4.353 1.164 -0.798 2.346 3.243 3.717 -1.425 1.713 -3.243 
code 10000 100010 010010 111100 000111 000100 000011 101110 001011 100100 
8I 6.600 5.219 -2.548 -0.670 -1.012 -2.503 -3.897 3.595 1.034 2.738 
8R 6.620 5.253 -2.584 -0.730 -1.024 -2.584 -3.717 3.717 1.024 2.876 
code 000000 000001 100110 111111 110101 100110 100011 000011 010101 000101 
9I 7.920 7.052 -4.814 -2.950 1.035 -0.976 -3.544 5.616 4.818 -0.879 
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Table 12 Continued 
Gm 3.5 4 6 8 10 12 15 20 25 30 
9R 7.339 7.339 -4.839 -3.087 1.224 -1.224 -3.610 5.459 4.839 -1.224 
code 000010 000010 100101 101010 011111 111111 001000 000100 000101 111111 
10I 11.220 11.013 9.356 7.570 -5.417 -2.805 1.182 -6.586 -9.266 8.074 
10R 11.200 11.200 8.865 7.339 -5.459- -2.879 1.224 -6.261 -8.865 7.339 
code 100000 100000 000001 000010 100100 101011 011111 100011 100001 000010 
11I -7.930 -8.426 8.344 7.820 -6.928 -5.605 -3.255 -0.996 -4.703 7.542 
11R -7.339 -8.865 8.865 7.339 -7.339 -5.459 -3.328 -1.224 -4.839 7.339 
code 100010 100001 000001 000010 100010 100100 101001 111111 100101 000010 
12I 16.180 18.299 20.229 20.750 20.495 19.367 16.749 10.206 -2.556 -7.176 
12R 16.587 18.327 20.451 20.451 20.451 20.451 16.587 10.434 -4.070 -7.167 
code 000010 000001 100000 100000 000000 000000 000010 101000 111111 101111 
13I 5.960 7.072 -8.453 -9.200 9.685 9.917 10.000 -9.210 -7.720 4.928 
13R 6.047 7.167 -8.296 -9.251 9.809 9.809 9.809 -9.251 -7.995 4.878 
code 010011 001111 101100 101010 001001 001001 001001 101010 101101 011001 
14I 20.060 24.606 30.996 25.010 38.328 41.082 44.814 48.505 50.469 49.657 
14R 20.523 24.498 30.381 25.315 37.983 42.207 44.693 50.659 50.659 50.659 
code 111101 110111 010001 010110 101100 101010 101001 000111 000111 100111 
15I -2.220 -2.782 3.613 4.170 -4.659 -5.116 -5.808 6.772 7.674 -8.592 
15R -2.266 -2.879 3.610 3.944 -4.839 -4.839 -5.459 6.261 7.339 -8.865 
code 101111 101011 001000 000111 100101 100101 100100 000011 000010 100001 
16I 21.530 27.125 35.569 41.300 46.498 51.449 59.121 70.491 81.860 94.870 
16R 21.697 27.124 36.173 39.984 47.489 50.659 58.462 69.108 84.495 95.081 
code 011011 010100 101101 101011 001000 000111 000101 100011 100001 000000 
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5.5 Simulation results for different bandwidths 
Figure 69,70 and 71 shows the frequency response of 3.5M, 15M, 30M 
bandwidth respectively, process corners for fast, normal and slow are also shown. 
 
 
Figure 69 3.5MHZ bandwidth with different process corners 
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Figure 70 15MHZ bandwidth with different process corners 
 
 
 
 
Figure 71 30MHZ bandwidth with different process corners 
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The frequency response is much better compared to section 5.2, especially at 
high frequency the degradation is not as severe. An important result of these figures is 
that with different process corners the shape remains almost the same with only shifting 
in the amplitude. In a slow process 𝑔𝑚 is normally smaller and the FIR amplitude is 
determined by  
𝑔𝑚
𝐶⁄  this results in amplitude changes with different process. However, 
this is not a major problem since it’s the shape that matters most. The shape of the 
transfer function is a ratio of gm’s which makes it reliable even with temperature or 
process variation. 
The simulation of the FIR filter time domain response is shown in Figure 72, 
bandwidths of 3.5M, 15M and 30M were simulated together for analysis. An important 
discover is the peaks of the three filters overlap each other during the simulation 
meaning the time delay (group delay) between them is small.  
 
 
Figure 72 Time domain response of the FIR filter with different bandwidths 
 
Peak 
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5.6 Non-ideality of the analog switch 
Another important aspect is the non-ideality of the analog switches. 
 
Ideal 
switch
Cload Cp_s Cp_d Cload
Vbias
Vin Vout
 
Figure 73 Conceptual view for the non-ideality of the switches 
 
 
As Shown in the Figure 73, the OTA (simplified with a current source) will have 
to pump current to Cload at each clock cycle, in order to do this we need analog switches 
that corresponds to different clock cycles. Using charge conservative equation 
Vout =
Cp_s
Cp_s + (Cp_d + Cload)
Vin =
1
1 +
(Cp_d + Cload)
Cp_s
Vin 
which corresponds to an error about 
Cp_s
(Cp_d+Cload)
, for Cp_d + Cload = 2p and Cp_s = 0.1p 
this corresponds to an error of 5%. Notice how Cp_d is actually good and what we need 
to do is minimizing Cp_s . 
A simple layout technique can help which is shown in Figure 74. 
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G
 
Figure 74 Proper layout technique for the switch design 
 
 
 
By using even number of fingers and placing the source at the middle we can 
minimize the parasitic capacitance for the source. The NMOS switch was used which 
has a small capacitance to reduce the charge sharing effect. Figure 75 shows the filter 
frequency response when the NMOS switch was taken into account. 
 
 
Figure 75 FIR filter response degradation due to charge sharing effect 
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Due to the charge sharing effects the frequency response at the high frequency 
drops quite a lot. There is a tradeoff between the switch resistance and the parasitic 
capacitance, for a reasonable switch resistance we want to make the capacitance at the 
left side as small as possible. We can also increase the load capacitance to minimize this 
effect but it is limited by the chip size. After some simulations we decided to have a 
Cload of 2pF and a switch size that correspond to 1k ohm which corresponds to W=10u 
and L=180n.  
 
 
 
 
 
 103 
 
6. LAYOUT OF THE OTA 
 
For transistor layout, methods such as interdigitation, common centroid and 
dummy insertion layout techniques are used to reduce mismatch by ensuring that the two 
halves of the differential structure will be similarly affected by process variations. A 
common layout technique known as gate splitting is also used to reduce gate resistance. 
To ensure proper body contact and to minimize the substrate noise coupling, several 
body contacts are placed close to each transistor. Multiple via connections are used to 
ensure connectivity and to reduce the parasitic resistance of the via. Also, to reduce the 
IR drops, the pad connections are routed by wide traces on the top metal layer, which 
has lower sheet resistance [27]. Figure 76 shows the layout of a section of the 32-tap FIR 
filter. 
 
 
 
Figure 76 Layout of the 32-tap FIR filter 
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One of the most important part of the layout is the floor plan of clock routing and 
the output routing. The vertical and horizontal clock routing is done by metal 1,2 
respectively. The vertical and horizontal of the output routing is done by metal 4,5 
respectively. Metal 3 is added at the middle of both routing and connecting it to ground 
to act like a shield so the crosstalk is less severe, this effective solution can increase the 
signal impurity, the cross section of the layout can be seen in Figure 77. 
 
 
Figure 77 Layout for the metal layers 
 
At last Figure 78 shows the complete layout for the entire chip, including the 
anti-aliasing filter, multiplexer and frequency synthesizer which are notated in the figure. 
The chip is size 3mm×2mm. 
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Figure 78 Layout of the entire chip 
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7. SUMMARY AND CONCLUSIONS 
 
The analog FIR filter is a suitable architecture when a low resolution ADC is 
needed, as it process the signals in analog domain before going to digital domain. In this 
radar application the ADC can be relaxed by 2~3 bits with the analog FIR filter. The 
design of tunable transconductance operational amplifier results in low speed when 
using current mirror tuning due to the extra capacitance created at the dominant pole. 
Gilbert based OTA is also not a suitable architecture for the application since linearity 
varies when tuning the transconductance and needs to work with a high VDD due to its 
large voltage headroom. To overcome the low speed and linearity issues, a novel method 
of a P-type input folded cascade OTA with switched resistor was proposed in this thesis.  
Also, a current mode CMFB circuit was used to achieve a fast settling response for the 
output. The design was then characterized to accommodate for temperature and process 
variation, simulations were also done to prove the design was reliable. Finally, the 
impact of the nonidealities of the switches can cause to the FIR filter frequency response 
was analyzed. The circuit design was done in TowerJazz 180nm CMOS technology. 
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APPENDIX 
 
Appendix A: Background for nonlinearity 
Distortion is important in communication systems, in which many frequency 
channels have to be processed. Since it can affect the purity of the output signal, we need 
to know which distortion levels correspond with a certain signal level since distortion 
levels will always increase for increasing input amplitudes. Nonlinear distortion is 
generated by a nonlinear transfer curve as shown in Figure 79. 
 
 
Figure 79 Non-linearity transfer function 
 
 
 
The output voltage is biased at a quiescent point Q, an input sinewave will result 
in an output waveform which is distorted. Let’s say the transfer function is = 𝑎0 +
𝑎1𝑉𝑖𝑛 + 𝑎2𝑉𝑖𝑛
2 + 𝑎3𝑉𝑖𝑛
3 + ⋯ . Coefficient 𝑎0 gives the DC output voltage in quiescent 
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point, coefficient 𝑎1 gives the small signal gain. 𝑎2,4,6…represents the even-order 
nonlinearities and  𝑎3,5,7…represents the odd-order nonlinearities. Usually the odd-order 
is more important since we can cancel the even-order distortion by using a differential 
structure. 
For any nonlinear transfer function, the coefficients can be easily found by taking 
derivatives. 𝑎0 = 𝑦 @𝑢=0, 𝑎1 =
𝑑𝑦
𝑑𝑢
 @𝑢 = 0, 𝑎2 =
1
2
𝑑2𝑦
𝑑𝑢2
 @ 𝑢 = 0, 𝑎3 =
1
6
𝑑3𝑦
𝑑𝑢3
 @𝑢 = 0 
Once the nonlinearity has been described by a power series, the harmonic 
distortion can easily be calculated with substituting  𝑉𝑖𝑛 = 𝑈 𝑐𝑜𝑠 𝜔𝑡 , and taking the 
ratio of the component at 3𝜔𝑡 over 𝜔𝑡. 
𝐻𝐷3 =
1
4
 
𝑎3
𝑎1
 𝑈2 
A more important characteristic is the intermodulation distortion where it takes 
place when you have two adjacent channel frequencies, these two fundamental 
frequencies will generate all intermodulation products in a nonlinear system, and this is 
common in communication systems. With substituting 𝑉𝑖𝑛 = 𝑈(𝑐𝑜𝑠 𝜔1𝑡+𝑐𝑜𝑠 𝜔2𝑡) and 
finding 𝐼𝑀2 @ 𝜔1 ± 𝜔2, 𝐼𝑀3 @ 2𝜔1 ± 𝜔2 and 𝜔1 ± 2𝜔2 with respect to the 
fundamental frequency. 𝐼𝑀2 = 2𝐻𝐷2 =
𝑎2
𝑎1
 𝑈 , 𝐼𝑀3 = 3𝐻𝐷3 =
3
4
𝑎3
𝑎1
 𝑈, Figure 80 
illustrates the intermodulation distortion. 
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Figure 80 Impurity signal tones for two adjacent frequency 
 
 
 
We can see that the second-order distortion generates components at low 
frequency, which can be filtered out using a bandpass filter or using a differential 
topology to cancel the even-order effects. The tones at 2𝑓1 − 𝑓2 and 2𝑓2 − 𝑓1 are the 
most important tones since they appear just near the fundamental tones and can be easily 
measured with a spectrum analyzer.  
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Figure 81 Amplitude IM3 versus input signal 
 
A differential amplifier is taken with input voltage 𝑉𝑖𝑛, which gives a nonlinear 
output voltage 𝑉𝑜𝑢𝑡, with coefficients 𝑎1, 𝑎3 since 𝑎2 = 0 in a differential system. As 
shown in Figure 81, the components are plotted on a log scale basis, the fundamental 
itself has a slope of 1dB/dB, whereas the third-order 𝐼𝑀3 component have a slope of 
3dB/dB. The ratio between the two is 𝐼𝑀3, which is the distance between the slope in the 
vertical direction in the figure. It is important to find 𝐼𝑀3 at a specific voltage because 
distortion will become severe at high voltage levels, and noise will become an issue at 
low voltage levels. The maximum value is attained when the IM3 level equals the noise 
level, which is the largest possible dynamic range that can be reached, this is the third-
order Intermodulation Free Dynamic Range 𝐼𝑀𝐹𝐷𝑅3. 
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By extrapolating the two slopes the point is called the IM3 intercept point IP3. 
The IP3 is reached at the input voltage for which the amplitude of the fundamental a1Vin 
equals IM3. It's value is easily calculated from the power series IP3 = √
4
3
a1
a3
 
 
Appendix B: Analysis of the non-linearity of differential pair 
 
Vi+ Vi-
VDD VDD
Rs Rs
IB
M1 M2
Vout
A
 
Figure 82 Simple differential pair 
 
 
From Figure 82, assuming M1 is in saturation region and the circuit is 
symmetric. Doing a KVL at node A we have 𝑉𝑖+ − 𝑉𝑖− = 𝑉𝐺𝑆1 − 𝑉𝐺𝑆2 (A.1). The square-
 115 
 
law equation for MOS is 𝐼𝐷 =
1
2
𝑢𝑛𝐶𝑜𝑥
𝑊
𝐿
(𝑉𝐺𝑆 − 𝑉𝑇𝐻)
2 and, therefore, 𝑉𝐺𝑆 = √
2𝐼𝐷
𝑢𝑛𝐶𝑜𝑥
𝑊
𝐿
+
𝑉𝑇𝐻 (A.2). 
Replacing (A.2) into (A.1) we have 𝑉𝑖+ − 𝑉𝑖− = √
2𝐼𝐷1
𝑢𝑛𝐶𝑜𝑥
𝑊
𝐿
− √
2𝐼𝐷2
𝑢𝑛𝐶𝑜𝑥
𝑊
𝐿
 . Squaring 
both sides and noticing that 𝐼𝐷1 + 𝐼𝐷2 = 𝐼𝐵,  
we obtain 
1
2
𝑢𝑛𝐶𝑜𝑥
𝑊
𝐿
(𝑉𝑖+ − 𝑉𝑖−)
2 − 𝐼𝐵 = −2√𝐼𝐷1𝐼𝐷2. Squaring both sides again, 
we arrive at (𝐼𝐷1−𝐼𝐷2)
2 = −
1
4
(𝑢𝑛𝐶𝑜𝑥
𝑊
𝐿
)2(𝑉𝑖+ − 𝑉𝑖−)
4 + 𝐼𝐵𝑢𝑛𝐶𝑜𝑥
𝑊
𝐿
(𝑉𝑖+ − 𝑉𝑖−)
2 . 
Rearranging the equation with relations between (𝐼𝐷1−𝐼𝐷2) and (𝑉𝑖+ − 𝑉𝑖−) we thus get 
𝐼𝐷1−𝐼𝐷2 =
1
2
𝑢𝑛𝐶𝑜𝑥
𝑊
𝐿
(𝑉𝑖+ − 𝑉𝑖−)√
4𝐼𝐵
𝑢𝑛𝐶𝑜𝑥
𝑊
𝐿
− (𝑉𝑖+ − 𝑉𝑖−)2 = 
1
2
𝑢𝑛𝐶𝑜𝑥
𝑊
𝐿
𝑉𝑖𝑛√4(𝑉𝐺𝑆 − 𝑉𝑇𝐻)2 − 𝑉𝑖𝑛
2 = 𝑢𝑛𝐶𝑜𝑥
𝑊
𝐿
𝑉𝑖𝑛(𝑉𝐺𝑆 − 𝑉𝑇𝐻)√1 −
𝑉𝑖𝑛
2
4(𝑉𝐺𝑆−𝑉𝑇𝐻
2)
 
For approximating the small signal nonlinearity we assume |𝑉𝑖𝑛| ≪ 𝑉𝐺𝑆 − 𝑉𝑇𝐻, 
then using Taylor expansion series we can get 
 𝐼𝐷1−𝐼𝐷2 ≈ 𝑢𝑛𝐶𝑜𝑥
𝑊
𝐿
𝑉𝑖𝑛(𝑉𝐺𝑆 − 𝑉𝑇𝐻)[ 1 −
𝑉𝑖𝑛
2
8(𝑉𝐺𝑆−𝑉𝑇𝐻)2
], replacing 𝑉𝑖𝑛 = 𝑉𝑚𝑐𝑜𝑠𝜔𝑡 
for sinusoid analysis. We obtain, 𝐼𝐷1−𝐼𝐷2 = 𝑢𝑛𝐶𝑜𝑥
𝑊
𝐿
𝑉𝑖𝑛(𝑉𝐺𝑆 − 𝑉𝑇𝐻)[ 𝑉𝑚𝑐𝑜𝑠𝜔𝑡 −
𝑉𝑚
3𝑐𝑜𝑠3(𝜔𝑡)
8(𝑉𝐺𝑆−𝑉𝑇𝐻)2
]. Expanding 𝑐𝑜𝑠3(𝜔𝑡) we get 𝐼𝑜𝑢𝑡 = 𝐼𝐷1−𝐼𝐷2 = 𝑔𝑚 [𝑉𝑚 −
3𝑉𝑚
3
32 (𝑉𝐺𝑆−𝑉𝑇𝐻)2
] 𝑐𝑜𝑠𝜔𝑡 − 𝑔𝑚
𝑉𝑚
3𝑐𝑜𝑠(3𝜔𝑡)
32 (𝑉𝐺𝑆−𝑉𝑇𝐻)2
, for small signals linearity analysis 𝑉𝑚 ≫
𝑉𝑚
3𝑐𝑜𝑠(3𝜔𝑡)
32 (𝑉𝐺𝑆−𝑉𝑇𝐻)2
 and we have HD3 = 
𝐴𝐻𝐷3
𝐴𝐹
≈
𝑉𝑚
2
32(𝑉𝐺𝑆−𝑉𝑇𝐻)2
 or 𝐼𝑀3 = 3𝐻𝐷3,  𝐼𝑃3 =
3.3(𝑉𝐺𝑆 − 𝑉𝑇) 
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With a simple expression left, in order to increase the linearity the overdrive 
voltage of the input transistor must be increased 
 
Appendix C: Analysis of noise on MOSFETS 
Noise is an arbitrary signal, we will never know what to expect next. The signal 
amplitude is unpredictable and as a result there is a Gaussian spreading around zero and 
the average value is zero. In order to grab the concept of noises or describe them into 
equations we have to take the power of the noise which is done by squaring the voltage. 
Noise is a quantity that comes as a power, not a voltage or current. Figure 83 
illustrates the behavior of white noise. 
 
 
Figure 83 White noise 
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Normally the noise consists of two regions. One is white noise which is a flat 
region and extends to very high frequencies. The other is called the flicker noise (1/f) 
exists in the low frequency area and is inversely proportional to the frequency. 
 
 
Figure 84 Noise density 
 
 
 
The noise density is the noise power in an elementary small frequency band as 
shown in Figure 84. Its units is V2/HZ. , or by taking the square root 𝑉𝑅𝑀𝑆/√𝐻𝑍 . In 
order to calculate the total noise power in certain frequencies we need to integrate the 
noise density from f1 to f2. 
For our schematic we need to focus on the analysis of the noise of resistor's and 
MOSFETS. 
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A resistor gives thermal noise, it is modeled by a voltage source in series with the 
resistor or a current source in parallel as shown in Figure 85. 
Vn^2=4KTRs
Noiseless resistor
Noiseless resistor
In^2=4KT/Rs
 
Figure 85 Noise model for resistor 
 
 
 
The noise density is 𝑉𝑛
2̅̅ ̅̅ = 4𝑘𝑇𝑅 (𝑉2/𝐻𝑍) or 𝐼𝑛
2̅̅ ̅̅ = 4𝑘𝑇/𝑅, where k=1.38×
10−23𝐽/𝐾. For a resistor of 1kOhm and 23 degrees room temperature the noise density 
is about 4n𝑉𝑅𝑀𝑆/√𝐻𝑍 
A MOSFET has a resistive channel while operating in saturation region. As a 
result, it exhibits thermal noise which is the most significant source noise generated in 
the channel. It is shown that for a long-channel MOS device operating in saturation, the 
channel noise can be modeled by a current source connected between source and drain 
with a noise density of 𝐼𝑛
2̅̅ ̅̅ = 4𝐾𝑇𝛾𝑔𝑚 or 𝑉𝑛
2̅̅ ̅̅ = 4𝐾𝑇𝛾/𝑔𝑚, where 𝛾 =
2
3
 for long 
channel devices and can go even larger for submicron MOSFET's, the model is shown in 
Figure 86. It is about 50% larger for 0.18um CMOS and doubles for 0.13um CMOS. 
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In^2=4TKrgm
Vn^2=4KTr/gm
 
Figure 86 Noise model for MOSFET 
 
 
 
The silicon has a crystal structure, which is cut off at the surface, where gate 
oxide is grown on top. Many dangling bonds appear at the end of this surface and gives 
rise to extra energy states. This causes surface states which contribute to the 1/f noise. 
As shown in Figure 87, the flicker noise is modeled as a voltage source in series 
with the gate 𝑉𝑛
2̅̅ ̅̅ =
𝐾
𝐶𝑂𝑋𝑊𝐿
1
𝑓
, where K is a process-dependent constant on the order of 
10−25𝑉2𝐹 
 
K/CoxWLf
 
Figure 87 Flicker noise model for MOSFET 
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Since we may have MOSFET working in triode region, it is also imperative to 
make the noise model for the linear region MOSFET. A MOSFET working in a linear 
region has an equivalent resistance of 
1
gm
 and can replace the R of the thermal noise 
model of a resistor 𝑉𝑛
2̅̅ ̅̅ =4KTR→
4𝐾𝑇
𝑔𝑚
, or 𝐼𝑛
2̅̅ ̅̅ = 4𝑘𝑇/𝑅 → 4𝑘𝑇𝑔𝑚 
Since 𝑔𝑚 = 𝑢𝑛𝐶𝑜𝑥
𝑊
𝐿
(𝑉𝐺𝑆 − 𝑉𝑇) = √2𝐼𝐷𝑢𝑛𝐶𝑜𝑥
𝑊
𝐿
=
2𝐼𝐷
𝑉𝐺𝑆−𝑉𝑇
, from our OTA used 
for the application, we can tell that for a fixed 
𝑊
𝐿
 for determine the current tuning, and 
fixed 𝑉𝐺𝑆 − 𝑉𝑇 so that the tuning scheme is stable with process and temperature variation 
